

Date Dec. 11. 1998

# PRELIMINARY DATASHEET

# **DATASHEET**

**PRODUCT**: 8M (x8) Flash Memory

MODEL NO: LH28F008BVT-BTL10

O This device datasheet is subject to change without notice.

O Copyright Sharp Co., Ltd. All rights reserved. No reproduction or republication without written permission.

O Contact your local Sharp sales office to obtain the latest datasheet.

- •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - •Office electronics
    - •Instrumentation and measuring equipment
    - Machine tools
    - •Audiovisual equipment
    - •Home appliance
    - •Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - •Mainframe computers
    - •Traffic control systems
    - •Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - •Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - •Communications equipment for trunk lines
    - •Control equipment for the nuclear power industry
    - •Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- •Please direct all queries regarding the products covered herein to a sales representative of the company.

# **CONTENTS**

PAGE	PAGE
1 INTRODUCTION3	5 DESIGN CONSIDERATIONS 18
1.1 Features	5.1 Three-Line Output Control
1.2 Product Overview	5.2 Power Supply Decoupling
	5.3 V <sub>PP</sub> Trace on Printed Circuit Boards
2 PRINCIPLES OF OPERATION6	5.4 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions
2.1 Data Protection	5.5 Power-Up/Down Protection
	5.6 Power Dissipation
3 BUS OPERATION7	
3.1 Read7	6 ELECTRICAL SPECIFICATIONS20
3.2 Output Disable7	6.1 Absolute Maximum Ratings
3.3 Standby7	6.2 Operating Conditions
3.4 Deep Power-Down	6.2.1 Capacitance
3.5 Read Identifier Codes Operation8	6.2.2 AC Input/Output Test Conditions
3.6 Write	6.2.3 DC Characteristics
	6.2.4 AC Characteristics - Read-Only Operations 24
4 COMMAND DEFINITIONS8	6.2.5 AC Characteristics - Write Operations 26
4.1 Read Array Command	6.2.6 Alternative CE#-Controlled Writes
4.2 Read Identifier Codes Command	6.2.7 Reset Operations
4.3 Read Status Register Command	6.2.8 Block Erase and Byte Write Performance 31
4.4 Clear Status Register Command	
4.5 Block Erase Command	
4.6 Byte Write Command	
4.7 Block Erase Suspend Command11	
4.8 Byte Write Suspend Command	
4.9 Considerations of Suspend	
4.10 Block Locking	
4.10.1 $V_{PP}$ = $V_{IL}$ for Complete Protection	
4.10.2 WP#=V <sub>IL</sub> for Block Locking12	
4.10.3 WP#=V <sub>IH</sub> for Block Unlocking12	

**PAGE** 

# LH28F008BVT-BTL10 8M-BIT ( $1Mbit \times 8$ ) Smart3 Flash MEMORY

- Smart3 Technology
   2.7V-3.6V V<sub>CC</sub>
   2.7V-3.6V, 4.5V-5.5V or 11.4V-12.6V V<sub>PP</sub>
- High-Performance Access Time — 100ns(2.7V-3.6V)
- **Operating Temperature**  $-0^{\circ}$ C to  $+70^{\circ}$ C
- Optimized Array Blocking Architecture
  - Two 8K-byte Boot Blocks
  - Six 8K-byte Parameter Blocks
  - Fifteen 64K-byte Main Blocks
  - Bottom Boot Location
- Extended Cycling Capability — 100,000 Block Erase Cycles
- **Enhanced Data Protection Features** 
  - Absolute Protection with V<sub>PP</sub>=GND
  - Block Erase and Byte Write Lockout during Power Transitions
  - Boot Blocks Protection with WP#=V<sub>II</sub>

- Enhanced Automated Suspend Options
  - Byte Write Suspend to Read
  - Block Erase Suspend to Byte Write
  - Block Erase Suspend to Read
- Automated Byte Write and Block Erase
  - Command User Interface
  - Status Register
- Low Power Management
  - Deep Power-Down Mode
  - Automatic Power Savings Mode Decreases I<sub>CC</sub> in Static Mode
- SRAM-Compatible Write Interface
- **Industry-Standard Packaging** — 40-Lead TSOP
- ETOX<sup>TM\*</sup> Nonvolatile Flash Technology
- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened

SHARP's LH28F008BVT-BTL10 Flash memory with Smart3 technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. LH28F008BVT-BTL10 can operate at V<sub>CC</sub>=2.7V-3.6V and V<sub>PP</sub>=2.7V-3.6V. Its low voltage operation capability realize battery life and suits for cellular phone application.

Its Boot, Parameter and Main-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F008BVT-BTL10 offers two levels of protection: absolute protection with V<sub>PP</sub> at GND, selective hardware boot block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F008BVT-BTL10 is manufactured on SHARP's 0.35μm ETOX<sup>TM\*</sup> process technology. It come in industrystandard package: the 40-lead TSOP ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

#### 1 INTRODUCTION

This datasheet contains LH28F008BVT-BTL10 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

#### 1.1 Features

Key enhancements of LH28F008BVT-BTL10 Smart3 Flash memory are:

- •Smart3 Technology
- •Enhanced Suspend Capabilities
- •Boot Block Architecture

Please note following important differences:

- V<sub>PPLK</sub> has been lowered to 1.5V to support 2.7V-3.6V and 4.5V-5.5V block erase and byte write operations.
   The V<sub>PP</sub> voltage transitions to GND is recommended for designs that switch V<sub>PP</sub> off during read operation.
- •To take advantage of Smart3 technology, allow  $V_{CC}$  and  $V_{PP}$  connection to 2.7V-3.6V.

#### 1.2 Product Overview

The LH28F008BVT-BTL10 is a high-performance 8-Mbit Smart3 Flash memory organized as 1M-byte of 8 bits. The 1M-byte of data is arranged in two 8K-byte boot blocks, six 8K-byte parameter blocks and fifteen 64K-byte main blocks which are individually erasable in-system. The memory map is shown in Figure 3.

Smart3 technology provides a choice of  $V_{CC}$  and  $V_{PP}$  combinations, as shown in Table 1, to meet system performance and power expectations.  $V_{PP}$  at 2.7V-3.6V and 4.5V-5.5V eliminates the need for a separate 12V converter, while  $V_{PP}$ =12V maximizes block erase and byte write performance. In addition to flexible erase and program voltages, the dedicated  $V_{PP}$  pin gives complete data protection when  $V_{PP} \le V_{PPL,K}$ .

Table 1. V<sub>CC</sub> and V<sub>PP</sub> Voltage Combinations Offered by Smart3 Technology

V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage	
2.7V-3.6V	2.7V-3.6V, 4.5V-5.5V, 11.4V-12.6V	

Internal  $V_{CC}$  and  $V_{PP}$  detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and byte write operations.

A block erase operation erases one of the device's 64K-byte blocks typically within 0.51s (2.7V-3.6V  $V_{CC}$ , 11.4V-12.6V  $V_{PP}$ ), 8K-byte blocks typically within 0.31s (2.7V-3.6V  $V_{CC}$ , 11.4V-12.6V  $V_{PP}$ ) independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in byte increments of the device's 64K-byte blocks typically within 12.6µs (2.7V-3.6V  $V_{CC}$ , 11.4V-12.6V  $V_{PP}$ ), 8K-byte blocks typically within 24.5µs (2.7V-3.6V  $V_{CC}$ , 11.4V-12.6V  $V_{PP}$ ). Byte write suspend mode enables the system to read data or execute code from any other flash memory array location.

The boot blocks can be locked for the WP# pin. Block erase or byte write for boot block must not be carried out by WP# to Low and RP# to  $V_{IH}$ .

The status register indicates when the WSM's block erase or byte write operation is finished.

The access time is 100ns ( $t_{AVQV}$ ) over the commercial temperature range (0°C to +70°C) and  $V_{CC}$  supply voltage range of 2.7V-3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 3mA at 2.7V  $V_{CC}$ .

When CE# and RP# pins are at  $V_{CC}$ , the  $I_{CC}$  CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 40-lead TSOP (Thin Small Outline Package, 1.2 mm thick). Pinout is shown in Figure 2.




Figure 1. Block Diagram




Figure 2. TSOP 40-Lead Pinout

# Table 2. Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>19</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle.  A <sub>16</sub> -A <sub>19</sub> : Main Block Address. (Boot and Parameter block Addresses are A <sub>13</sub> -A <sub>19</sub> .)
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/ OUTPUT	DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.
RP#	INPUT	RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets internal automation. RP#-high enables normal operation. When driven low, RP# inhibits write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. With RP#=V <sub>HH</sub> , block erase or byte write can operate to all blocks without WP# state. Block erase or byte write with V <sub>IH</sub> <rp#<v<sub>HH produce spurious results and should not be attempted.</rp#<v<sub>
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
WP#	INPUT	WRITE PROTECT: Master control for boot blocks locking. When $V_{\rm IL}$ , locked boot blocks cannot be erased and programmed.
V <sub>PP</sub>	SUPPLY	BLOCK ERASE AND BYTE WRITE POWER SUPPLY: For erasing array blocks or writing bytes. With $V_{PP} \le V_{PPLK}$ , memory contents cannot be altered. Block erase and byte write with an invalid $V_{PP}$ (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY: Do not float any power pins. With $V_{CC} \le V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.

#### 2 PRINCIPLES OF OPERATION

The LH28F008BVT-BTL10 Smart3 Flash memory includes an on-chip WSM to manage block erase and byte write functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure and byte write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep powerdown mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the  $V_{PP}$  voltage. High voltage on  $V_{PP}$  enables successful block erasure and byte writing. All functions associated with altering memory contents—block erase, byte write, status and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and byte write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase and byte write can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Byte write suspend allows system software to suspend a byte write to read data from any other flash memory array location.

$[A_{19}-A_0]$	Bottom Boot	
FFFFF F0000	64K-byte Main Block	14
EFFFF E0000	64K-byte Main Block	13
DFFFF D0000	64K-byte Main Block	12
CFFFF C0000	64K-byte Main Block	11
BFFFF B0000	64K-byte Main Block	10
AFFFF A0000	64K-byte Main Block	9
9FFFF	64K-byte Main Block	8
90000 8FFFF	64K-byte Main Block	7
80000 7FFFF	64K-byte Main Block	6
70000 6FFFF	64K-byte Main Block	5
60000 5FFFF	64K-byte Main Block	4
50000 4FFFF	64K-byte Main Block	3
40000 3FFFF	64K-byte Main Block	2
30000 2FFFF	64K-byte Main Block	1
20000 1FFFF	64K-byte Main Block	0
10000 0FFFF	8K-byte Parameter Block	5
0E000 0DFFF	8K-byte Parameter Block	4
0C000 0BFFF	8K-byte Parameter Block	3
0A000 09FFF	8K-byte Parameter Block	2
08000 07FFF	8K-byte Parameter Block	1
06000 05FFF		0
04000 03FFF	8K-byte Parameter Block	-
02000 01FFF	8K-byte Boot Block	1
00000	8K-byte Boot Block	0

Figure 3. Memory Map

#### 2.1 Data Protection

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when memory block erases or byte writes are required) or hardwired to  $V_{PPH1/2/3}$ . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \le V_{PPLK}$ , memory contents cannot be altered. The CUI, with two-step block erase or byte write command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{PP}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{IL}$ . The device's boot blocks locking capability for WP# provides additional protection from inadvertent code or data alteration by block erase and byte write operations. Refer to Table 6 for write protection alternatives.

#### 3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### 3.1 Read

Information can be read from any block, identifier codes or status register independent of the  $V_{PP}$  voltage. RP# can be at either  $V_{IH}$  or  $V_{HH}$ .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE#, OE#, WE#, RP# and WP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output  $(DQ_0\text{-}DQ_7)$  control and when active drives the selected memory data onto the I/O bus. WE# must be at  $V_{\rm IH}$  and RP# must be at  $V_{\rm IH}$  or  $V_{\rm HH}$ . Figure 11 illustrates read cycle.

#### 3.2 Output Disable

With OE# at a logic-high level (V<sub>IH</sub>), the device outputs are disabled. Output pins (DQ<sub>0</sub>-DQ<sub>7</sub>) are placed in a high-impedance state.

#### 3.3 Standby

CE# at a logic-high level ( $V_{IH}$ ) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_7$  outputs are placed in a high-impedance state independent of OE#. If deselected during block erase or byte write, the device continues functioning, and consuming active power until the operation completes.

# 3.4 Deep Power-Down

RP# at  $V_{IL}$  initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100ns. Time t<sub>PHQV</sub> is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase or byte write modes, RP#-low will abort the operation. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after RP# goes to logic-high ( $V_{IH}$ ) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or byte write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

# 3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code and device code (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms.




Figure 4. Device Identifier Code Memory Map

# 3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ = $V_{PPH1/2/3}$ , the CUI additionally controls block erasure and byte write.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Byte Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 12 and 13 illustrate WE# and CE# controlled write operations.

# 4 COMMAND DEFINITIONS

When the  $V_{PP}$  voltage  $\leq V_{PPLK}$ , Read operations from the status register, identifier codes, or blocks are enabled. Placing  $V_{PPH1/2/3}$  on  $V_{PP}$  enables successful block erase and byte write operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

Table 3.	Bus Operations <sup>(1,2)</sup>
----------	---------------------------------

Mode	Notes	RP#	CE#	OE#	WE#	Address	$V_{PP}$	DQ <sub>0-7</sub>
Read	7	V <sub>IH</sub> or V <sub>HH</sub>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	X	X	$D_{OUT}$
Output Disable		V <sub>IH</sub> or V <sub>HH</sub>	$V_{IL}$	$V_{IH}$	V <sub>IH</sub>	X	X	High Z
Standby	8	V <sub>IH</sub> or V <sub>HH</sub>	$V_{IH}$	X	X	X	X	High Z
Deep Power-Down	3,8	$V_{IL}$	X	X	X	X	X	High Z
Read Identifier Codes	7	V <sub>IH</sub> or V <sub>HH</sub>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	See Figure 4	X	Note 4
Write	5,6,7	V <sub>IH</sub> or V <sub>HH</sub>	$V_{IL}$	$V_{IH}$	V <sub>IL</sub>	X	X	$D_{IN}$

#### NOTES:

- 1. Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPI,K</sub>, memory contents can be read, but not altered.
- 2. X can be  $V_{IL}$  or  $V_{IH}$  for control pins and addresses, and  $V_{PPLK}$  or  $V_{PPH1/2/3}$  for  $V_{PP}$ . See DC Characteristics for  $V_{PPLK}$ and V<sub>PPH1/2/3</sub> voltages.
- RP# at GND±0.2V ensures the lowest deep power-down current.
- See Section 4.2 for read identifier code data.
- Command writes involving block erase or byte write are reliably executed when  $V_{PP}=V_{PPH1/2/3}$  and  $V_{CC}=2.7V-3.6V$ . Block erase or byte write with  $V_{IH}$ <RP#< $V_{HH}$  produce spurious results and should not be attempted. Refer to Table 4 for valid  $D_{IN}$  during a write operation.
- Never hold OE# low and WE# low at the same timing.
- 8. WP# set to  $V_{IL}$  or  $V_{IH}$ .

Table 4. Command Definitions<sup>(7)</sup>

	Bus Cycles		Fi	rst Bus Cyc	ele	Sec	cond Bus Cy	vcle
Command	Req'd.	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	X	90H	Read	IA	ID
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Byte Write	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Byte Write Suspend	1	5	Write	X	ВОН			
Block Erase and Byte Write Resume	1	5	Write	X	D0H			

#### NOTES:

- 1. BUS operations are defined in Table 3.
- 2. X=Any valid address within the device.
  - IA=Identifier Code Address: see Figure 4.
  - BA=Address within the block being erased. The each block can select by the address pin A<sub>19</sub> through A<sub>13</sub> combination. WA=Address of memory location to be written.
- 3. SRD=Data read from status register. See Table 7 for a description of the status register bits.
  - WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first). ID=Data read from identifier codes.
- 4. Following the Read Identifier Codes command, read operations access manufacturer and device codes. See Section 4.2 for read identifier code data.
- 5. If the block is boot block, WP# must be at  $V_{IH}$  or RP# must be at  $V_{HH}$  to enable block erase or byte write operations. Attempts to issue a block erase or byte write to a boot block while WP# is V<sub>IH</sub> or RP# is V<sub>IH</sub>.
- 6. Either 40H or 10H are recognized by the WSM as the byte write setup.
- 7. Commands other than those shown above are reserved by SHARP for future device implementations and should not be

# 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase or byte write, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Byte Write Suspend command. The Read Array command functions independently of the  $V_{PP}$  voltage and RP# can be  $V_{IH}$  or  $V_{HH}$ .

# 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer and device codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the  $V_{PP}$  voltage and RP# can be  $V_{IH}$  or  $V_{HH}$ . Following the Read Identifier Codes command, the following information can be read:

Table 5. Identifier Codes

Code	Address [A <sub>19</sub> -A <sub>0</sub> ]	Data [DQ <sub>7</sub> -DQ <sub>0</sub> ]	
Manufacture Code	00000Н	ВОН	
Device Code	00001H	4BH	

# 4.3 Read Status Register Command

The status register may be read to determine when a block erase or byte write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to  $V_{\rm IH}$  before further reads to update the status register latch. The Read Status Register command functions independently of the  $V_{\rm PP}$  voltage. RP# can be  $V_{\rm IH}$  or  $V_{\rm HH}$ .

#### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{PP}$  Voltage. RP# can be  $V_{IH}$  or  $V_{HH}$ . This command is not functional during block erase or byte write suspend modes.

# 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect block erase completion by analyzing the output data of the status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}\!\!=\!\!2.7V\!\!-\!3.6V$  and  $V_{PP}\!\!=\!\!V_{PPH1/2/3}\!.$  In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP}\!\!\leq\!\!V_{PPLK}\!,$  SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that the corresponding if set, that WP#= $V_{IH}$  or RP#= $V_{HH}$ . If block erase is attempted to boot block when the corresponding WP#= $V_{IL}$  or RP#= $V_{IH}$ , SR.1 and SR.5 will be set to "1". Block erase operations with  $V_{IH}\!\!<\!\!RP\#\!\!<\!\!V_{HH}$  produce spurious results and should not be attempted.

# 4.6 Byte Write Command

Byte write is executed by a two-cycle command sequence. Byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the byte write and write verify algorithms internally. After the byte write sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect the completion of the byte write event by analyzing the status register bit SR.7.

When byte write is complete, status register bit SR.4 should be checked. If byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable byte writes can only occur when  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ = $V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against byte writes. If byte write is attempted while  $V_{PP}$ ≤ $V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful byte write for boot blocks requires that the corresponding if set, that WP#= $V_{IH}$  or RP#= $V_{HH}$ . If byte write is attempted to boot block when the corresponding WP#= $V_{IL}$  or RP#= $V_{IH}$ , SR.1 and SR.4 will be set to "1". Byte write operations with  $V_{IH}$ <RP#< $V_{HH}$  produce spurious results and should not be attempted.

#### 4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or byte write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). Specification section 6.2.8 defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Byte Write Suspend command (see Section 4.8), a byte write operation can also be suspended. During a byte write operation with block erase suspended, status register bit SR.7 will return to "0". However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 7).  $V_{PP}$  must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for block erase) while block erase is suspended. RP# must also remain at  $V_{IH}$  or  $V_{HH}$  (the same RP# level used for block erase). WP# must also remain at  $V_{IL}$  or  $V_{IH}$  (the same WP# level used for block erase). Block erase cannot resume until byte write operations initiated during block erase suspend have completed.

# 4.8 Byte Write Suspend Command

The Byte Write Suspend command allows byte write interruption to read data in other flash memory locations. Once the byte write process starts, writing the Byte Write Suspend command requests that the WSM suspend the byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the byte write operation has been suspended (both will be set to "1"). Specification section 6.2.8 defines the byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while byte write is suspended are Read Status Register and Byte Write Resume. After Byte Write Resume command is written to the flash memory, the WSM will continue the byte write process. Status register bits SR.2 and SR.7 will automatically clear. After the Byte Write Resume command is written, the device automatically outputs status register data when read (see Figure 8).  $V_{PP}$  must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for byte write) while in byte write suspend mode. RP# must also remain at  $V_{IH}$  or  $V_{HH}$  (the same RP# level used for byte write). WP# must also remain at  $V_{IL}$  or  $V_{IH}$  (the same WP# level used for byte write).

#### 4.9 Considerations of Suspend

After the suspend command write to the CUI, read status register command has to write to CUI, then status register bit SR.6 or SR.2 should be checked for places the device in suspend mode.

#### 4.10 Block Locking

This Boot Block Flash memory architecture features two hardware-lockable boot blocks so that the kernel code for the system can be kept secure while other blocks are programmed or erased as necessary.

# 4.10.1 V<sub>PP</sub>=V<sub>II</sub> for Complete Protection

The V<sub>PP</sub> programming voltage can be held low for complete write protection of all blocks in the flash device.

# 4.10.2 WP#=V<sub>II</sub> for Block Locking

The lockable blocks are locked when WP#= $V_{IL}$ ; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two boot blocks are lockable. For the bottom configuration, the bottom two boot blocks are lockable. Unlocked blocks can be programmed or erased normally (Unless  $V_{PP}$  is below  $V_{PPLK}$ ).

# 4.10.3 WP#=V<sub>IH</sub> for Block Unlocking

WP#=V<sub>IH</sub> unlocks all lockable blocks.


These blocks can now be programmed or erased.

WP# controls 2 boot blocks locking and  $V_{PP}$  provides protection against spurious writes. Table 6 defines the write protection methods.

Operation	V <sub>PP</sub>	RP#	WP#	Effect
	$V_{IL}$	X	X	All Blocks Locked.
Block Erase		$V_{IL}$	X	All Blocks Locked.
or	>V <sub>PPLK</sub>	$V_{ m HH}$	X	All Blocks Unlocked.
Byte Write		$V_{IH}$	V <sub>IL</sub>	2 Boot Blocks Locked.
			V <sub>IH</sub>	All Blocks Unlocked.

		Т	able 7. Status I	Register Definiti	on		
WSMS	ESS	ES	BWS	VPPS	BWSS	DPS	R
7	6	5	4	3	2	1	0
					NO	ΓES:	
SR.7 = WRITI 1 = Ready 0 = Busy	E STATE MAC	HINE STATUS	(WSMS)		to determine R.6-0 are invalid		
1 = Block	E SUSPEND ST Erase Suspende Erase in Progres	d		If both SR.5	and SR.4 are "1	"s after a block	erase attempt.
SR.5 = ERASE STATUS (ES) 1 = Error in Block Erasure 0 = Successful Block Erase					ommand sequen		crase attempt,
1 = Error i	WRITE STATO In Byte Write Sesful Byte Write	, ,					
$SR.3 = V_{PP} STATUS (VPPS)$ $1 = V_{PP} Low Detect, Operation Abort$ $0 = V_{PP} OK$				The WSM into Block Erase of guaranteed t	errogates and incomplete a continuous and incomplete write control according to the control acco	dicates the V <sub>PP</sub> I	level only after es. SR.3 is not
1 = Byte V	WRITE SUSPE Vrite Suspended Vrite in Progress		BWSS)	V <sub>PP</sub> ≠V <sub>PPH1/2/</sub>			
	CE PROTECT S or RP# Lock Det k		n Abort	Erase or Byte	errogates the We Write comma ding on the attention to V <sub>HH</sub> .	and sequences.	It informs the
SR.0 = RESEI	RVED FOR FUT	ΓURE ENHAN	CEMENTS (R)	SR.0 is reserv	ved for future u	se and should	be masked out

when polling the status register.




Bus Operation	Command	Comments			
Write	Erase Setup	Data=20H Addr=Within Block to be Erased			
Write	Erase Confirm	Data=D0H Addr=Within Block to be Erased			
Read		Status Register Data			
Standby		Check SR.7 1=WSM Ready 0=WSM Busy			

Repeat for subsequent block erasures.

Full status check can be done after each block erase or after a sequence of block erasures.

Write FFH after the last operation to place device in read array mode.

#### FULL STATUS CHECK PROCEDURE




Bus Operation	Command	Comments
Standby		Check SR.3 1=V <sub>PP</sub> Error Detect
Standby		Check SR.1 1=Device Protect Detect
Standby		Check SR.4,5 Both 1=Command Sequence Error
Standby		Check SR.5 1=Block Erase Error

SR.5,SR.4,SR.3 and SR.1 are only cleared by the Clear Status Register Command in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 5. Automated Block Erase Flowchart




Bus Operation	Command	Comments
Write	Setup Byte Write	Data=40H or 10H Addr=Location to Be Written
Write	Byte Write	Data=Data to Be Written Addr=Location to Be Written
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Repeat for subsequent byte writes.

SR full status check can be done after each Byte write, or after a sequence of Byte writes.

Write FFH after the last Byte write operation to place device in read array mode.

#### FULL STATUS CHECK PROCEDURE



Bus Operation	Command	Comments
Standby		Check SR.3 1=V <sub>pp</sub> Error Detect
Standby		Check SR.1 1=Device Protect Detect
Standby		Check SR.4 1=Data Write Error

SR.4,SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 6. Automated Byte Write Flowchart




Figure 7. Block Erase Suspend/Resume Flowchart




Figure 8. Byte Write Suspend/Resume Flowchart

#### 5 DESIGN CONSIDERATIONS

#### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

# 5.2 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its  $V_{CC}$  and GND and between its  $V_{PP}$ and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7µF electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

# 5.3 V<sub>PP</sub> Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the  $V_{PP}$  Power supply trace. The  $V_{PP}$  pin supplies the memory cell current for byte writing and block erasing. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

# 5.4 V<sub>CC</sub>, V<sub>PP</sub>, RP# Transitions

Block erase and byte write are not guaranteed if  $V_{PP}$  falls outside of a valid  $V_{PPH1/2/3}$  range,  $V_{CC}$  falls outside of a valid 2.7V-3.6V range, or  $RP\# \neq V_{IH}$  or  $V_{HH}$ . If  $V_{PP}$  error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to  $V_{IL}$  during block erase or byte write, the reset operation will execute. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to  $V_{IL}$  clear the status register.

The CUI latches commands issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after  $V_{CC}$  transitions below  $V_{LKO}$ .

After block erase or byte write, even after  $V_{pp}$  transitions down to  $V_{ppLK}$ , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

#### 5.5 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure or byte writing during power transitions. Upon power-up, the device is indifferent as to which power supply  $(V_{PP} \text{ or } V_{CC})$  powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

WP# provide additional protection from inadvertent code or data alteration. The device is disabled while RP#= $V_{\rm IL}$  regardless of its control inputs state.

#### 5.6 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to  $V_{\rm IL}$  standby or sleep modes. If access is again needed, the devices can be read following the  $t_{\rm PHQV}$  and  $t_{\rm PHWL}$  wake-up cycles required after RP# is first raised to  $V_{\rm IH}$ . See AC Characteristics— Read Only and Write Operations and Figures 11, 12 and 13 for more information.

#### **6 ELECTRICAL SPECIFICATIONS**

#### 6.1 Absolute Maximum Ratings\*

RP# Voltage .....-0.5V to +14.0V<sup>(2,3)</sup>

Output Short Circuit Current......100mA<sup>(4)</sup>

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for commercial temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$  and  $V_{PP}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and  $V_{CC}$  is  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$ +2.0V for periods <20ns.
- 3. Maximum DC voltage on V<sub>PP</sub> and RP# may overshoot to +14.0V for periods <20ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

# 6.2 Operating Conditions

Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Test Condition
$T_A$	Operating Temperature	0	+70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (2.7V-3.6V)	2.7	3.6	V	

#### 6.2.1 CAPACITANCE<sup>(1)</sup>

 $T_{\Delta}$ =+25°C, f=1MHz

Symbol	Parameter	Тур.	Max.	Unit	Condition
$C_{IN}$	Input Capacitance	7	10	pF	$V_{IN}$ =0.0V
$C_{OUT}$	Output Capacitance	9	12	pF	$V_{OUT}=0.0V$

#### NOTE:

1. Sampled, not 100% tested.

# 6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




Figure 9. Transient Input/Output Reference Waveform for  $V_{CC}$ =2.7V-3.6V




Figure 10. Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value

Test Configuration	C <sub>L</sub> (pF)
V <sub>CC</sub> =2.7V-3.6V	50

# 6.2.3 DC CHARACTERISTICS

# DC Characteristics

			V <sub>CC</sub> =2.	7V-3.6V		Test
Sym.	Parameter	Notes	Тур.	Max.	Unit	Conditions
$I_{LI}$	Input Load Current	1		±0.5	μА	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>IN</sub> =V <sub>CC</sub> or GND
$I_{LO}$	Output Leakage Current	1		±0.5	μА	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,5,9	25	50	μА	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>CC</sub> ±0.2V
		1,5	0.2	1.5	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>IH</sub>
$I_{CCD}$	V <sub>CC</sub> Deep Power-Down Current	1,9	5	8	μA	RP#=GND±0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,4,5	15	25	mA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
				30	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
$I_{CCW}$	V <sub>CC</sub> Byte Write Current	1,6	5	17	mA	$V_{PP} = 2.7V - 3.6V$
			5	17	mA	V <sub>PP</sub> =4.5V-5.5V
			5	12	mA	V <sub>PP</sub> =11.4V-12.6V
$I_{CCE}$	V <sub>CC</sub> Block Erase Current	1,6	4	17	mA	V <sub>PP</sub> =2.7V-3.6V
			4	17	mA	V <sub>PP</sub> =4.5V-5.5V
			4	12	mA	V <sub>PP</sub> =11.4V-12.6V
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Byte Write or Block Erase Suspend Current	1,2	1	6	mA	CE#=V <sub>IH</sub>
I <sub>PPS</sub>	V <sub>PP</sub> Standby or Read Current	1	<u>+2</u>	±15	μA	$V_{PP} \leq V_{CC}$
I <sub>PPR</sub>			10	200	μΑ	V <sub>PP</sub> >V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	μΑ	RP#=GND±0.2V
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write Current	1,6	12	40	mA	V <sub>PP</sub> =2.7V-3.6V
				40	mA	V <sub>PP</sub> =4.5V-5.5V
				30	mA	V <sub>PP</sub> =11.4V-12.6V
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1,6	8	25	mA	V <sub>PP</sub> =2.7V-3.6V
				25	mA	V <sub>PP</sub> =4.5V-5.5V
				20	mA	V <sub>PP</sub> =11.4V-12.6V
$\begin{matrix} I_{PPWS} \\ I_{PPES} \end{matrix}$	V <sub>PP</sub> Byte Write or Block Erase Suspend Current	1	10	200	μА	V <sub>PP</sub> =V <sub>PPH1/2/3</sub>

#### DC Characteristics (Continued)

			$V_{CC}=2.7$	7V-3.6V		
Sym.	Parameter	Notes	Min.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	6	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	6	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	6		0.4	V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OL</sub> =2.0mA
V <sub>OH1</sub>	Output High Voltage (TTL)	6	2.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-1.5mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	6	0.85 V <sub>CC</sub>		V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-2.0mA
			V <sub>CC</sub> -0.4		V	$V_{CC}=V_{CC}$ Min. $I_{OH}=-100\mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout Voltage during Normal Operations	3,6		1.5	V	
V <sub>PPH1</sub>	V <sub>PP</sub> Voltage during Byte Write or Block Erase Operations		2.7	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> Voltage during Byte Write or Block Erase Operations		4.5	5.5	V	
V <sub>PPH3</sub>	V <sub>PP</sub> Voltage during Byte Write or Block Erase Operations		11.4	12.6	V	
$V_{LKO}$	V <sub>CC</sub> Lockout Voltage		2.0		V	
$V_{HH}$	RP# Unlock Voltage	7,8	11.4	12.6	V	Unavailable WP#

#### NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at nominal  $V_{CC}$  voltage and  $T_A$ =+25°C.
- 2.  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or byte written while in erase suspend mode, the device's current draw is the sum of  $I_{CCWS}$  or  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ , respectively.
- 3. Block erases and byte writes are inhibited when  $V_{PP} \le V_{PPLK}$ , and not guaranteed in the range between  $V_{PPLK}$  (max.) and V<sub>PPH1</sub>(min.), between V<sub>PPH2</sub>(min.) and V<sub>PPH2</sub>(min.), between V<sub>PPH2</sub>(max.) and V<sub>PPH3</sub>(min.), and above V<sub>PPH3</sub>(max.).

  4. Automatic Power Savings (APS) reduces typical I<sub>CCR</sub> to 3mA at 2.7V V<sub>CC</sub> in static operation.

  5. CMOS inputs are either V<sub>CC</sub>±0.2V or GND±0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.

- 6. Sampled, not 100% tested.
- 7. Boot block erases and byte writes are inhibited when the corresponding RP#=V<sub>IH</sub> and WP#=V<sub>IL</sub>. Block erase and byte write operations are not guaranteed with V<sub>IH</sub><RP#<V<sub>HH</sub> and should not be attempted.

  8. RP# connection to a V<sub>HH</sub> supply is allowed for a maximum cumulative period of 80 hours.
- 9. WP# input level is V<sub>CC</sub>±0.2V or GND±0.2V.

# 6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

 $V_{CC}$ =2.7V-3.6V,  $T_{\Delta}$ =0°C to +70°C

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		100		ns
t <sub>AVQV</sub>	Address to Output Delay			100	ns
$t_{\rm ELQV}$	CE# to Output Delay	2		100	ns
t <sub>PHQV</sub>	RP# High to Output Delay			600	ns
$t_{GLQV}$	OE# to Output Delay	2		50	ns
$t_{\rm ELQX}$	CE# to Output in Low Z	3	0		ns
t <sub>EHQZ</sub>	CE# High to Output in High Z	3		40	ns
$t_{GLQX}$	OE# to Output in Low Z	3	0		ns
t <sub>GHQZ</sub>	OE# High to Output in High Z	3		20	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns

#### NOTES:

- 1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.
- OE# may be delayed up to t<sub>ELQV</sub>-t<sub>GLQV</sub> after the falling edge of CE# without impact on t<sub>ELQV</sub>.
   Sampled, not 100% tested.




Figure 11. AC Waveform for Read Operations

# 6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS(1)


 $V_{CC}$ =2.7V-3.6V,  $T_A$ =0°C to +70°C

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		100		ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0		ns
t <sub>WLWH</sub>	WE# Pulse Width		50		ns
t <sub>PHHWH</sub>	RP#V <sub>HH</sub> Setup to WE# Going High	2	100		ns
t <sub>SHWH</sub>	WP#V <sub>IH</sub> Setup to WE# Going High	2	100		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	2	100		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	50		ns
$t_{DVWH}$	Data Setup to WE# Going High	3	50		ns
t <sub>WHDX</sub>	Data Hold from WE# High		0		ns
$t_{WHAX}$	Address Hold from WE# High		0		ns
t <sub>WHEH</sub>	CE# Hold from WE# High		0		ns
t <sub>WHWL</sub>	WE# Pulse Width High		20		ns
t <sub>WHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	2,4	0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	2,4	0		ns
t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD	2,4	0		ns

#### NOTES:

1. Read timing characteristics during block erase and byte write operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

Sampled, not 100% tested.
 Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase or byte write.
 V<sub>PP</sub> should be held at V<sub>PPH1/2/3</sub> (and if necessary RP# should be held at V<sub>HH</sub>) until determination of block erase or byte write success (SR.1/3/4/5=0).



- 3. Write block erase confirm or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Figure 12. AC Waveform for WE#-Controlled Write Operations


# 6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES<sup>(1)</sup>

 $V_{CC}$ =2.7V-3.6V,  $T_{A}$ =0°C to +70°C

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		100		ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low	2	1		μs
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0		ns
t <sub>ELEH</sub>	CE# Pulse Width		50		ns
t <sub>PHHEH</sub>	RP#V <sub>HH</sub> Setup to CE# Going High	2	100		ns
t <sub>SHEH</sub>	WP#V <sub>IH</sub> Setup to CE# Going High	2	100		ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	2	100		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	3	50		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	3	50		ns
t <sub>EHDX</sub>	Data Hold from CE# High		0		ns
t <sub>EHAX</sub>	Address Hold from CE# High		0		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		20		ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	2,4	0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	2,4	0		ns
t <sub>OVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD	2,4	0		ns

#### NOTES:

- 1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- Sampled, not 10070 tested.
   Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase or byte write.
   V<sub>PP</sub> should be held at V<sub>PPH1/2/3</sub> (and if necessary RP# should be held at V<sub>HH</sub>) until determination of block erase or byte write success (SR.1/3/4/5=0).



- 2. Write block erase or byte write setup.
- 3. Write block erase confirm or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Figure 13. AC Waveform for CE#-Controlled Write Operations

# 6.2.7 RESET OPERATIONS




Figure 14. AC Waveform for Reset Operation

			V <sub>CC</sub> =2.7V-3.6V		
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>PLPH</sub>	RP# Pulse Low Time (If RP# is tied to V <sub>CC</sub> , this specification is not applicable)		100		ns
	Reset Operating Time (During block erase or byte write operation is executing)	1,2		22	μs
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RP# High	3	100		ns

#### NOTES:

- 1. If RP# is asserted while a block erase or byte write operation is not executing, the reset will complete within 100ns.
- A reset time, t<sub>PHQV</sub>, is required from the later of reset operation is finished or RP# going high until outputs are valid.
   When the device power-up, holding RP# low minimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

# 6.2.8 BLOCK ERASE AND BYTE WRITE PERFORMANCE<sup>(3)</sup>

 $V_{CC}$ =2.7V-3.6V,  $T_{\Delta}$ =0°C to +70°C

		CC		V <sub>PP</sub> =2.7V-3.6V		V <sub>PP</sub> =4.5V-5.5V		V <sub>PP</sub> =11.4V-12.6V		
Sym.	Parameter		Notes	Typ.(1)	Max.	Typ.(1)	Max.	Typ.(1)	Max.	Unit
t <sub>WHQV1</sub>	Byte Write Time	64K byte Block	2	44.6		17.7		12.6		μs
t <sub>EHQV1</sub>		8K byte Block	2	45.9		26.1		24.5		μs
	Block Write Time	64K byte Block	2	2.92		1.16		0.84		S
		8K byte Block	2	0.38		0.22		0.22		S
t <sub>WHQV2</sub>	Block Erase Time	64K byte Block	2	1.14		0.61		0.51		S
t <sub>EHQV2</sub>		8K byte Block	2	0.38		0.32		0.31		S
	Byte Write Suspend Latency Time to Read			7	8	6	8	6	7	μs
	Erase Suspend Latency Time to Read			18	22	11	14	11	14	μs

# NOTES:

- 1. Typical values measured at  $T_A$ =+25°C and nominal voltages. Subject to change based on device characterization. 2. Excludes system-level overhead.
- 3. Sampled but not 100% tested.

# Flash memory LHFXXVXX family Data Protection

Noises having a level exceeding the limit specified in this document may be generated under specific operating conditions on some systems.

Such noises, when induced onto WE# signal or power supply, may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

#### 1) Protecting data in specific block

By setting a WP# to low, only the boot block can be protected against overwriting.

Parameter and main blocks cannot be locked.

System program, etc., can be locked by storing them in the boot block.

When a high voltage is applied to RP#, overwrite operation is enabled for all blocks.

For further information on controlling of WP# and RP#, refer to the chapter 4.10.

# 2) Data protection through $V_{pp}$

When the level of  $V_{PP}$  is lower than  $V_{PPLK}$  (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the chapter 4.10 and 6.2.3.

#### 3) Data protection through RP#

When the RP# is kept low during power up and power down sequence such as voltage transition, write operation on the flash memory is disabled, write protecting all blocks.

For the details of RP# control, refer to the chapter 5.5 and 6.2.7.


#### 4) Noise rejection of WE#

Consider noise rejection of WE# in order to prevent false write command input.

#### A-1 RECOMMENDED OPERATING CONDITIONS

# A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



<sup>\*1</sup> t<sub>5VPH</sub> for the device in 5V operations.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

<sup>\*2</sup> To prevent the unwanted writes, system designers should consider the  $V_{CCW}$  ( $V_{PP}$ ) switch, which connects  $V_{CCW}$  ( $V_{PP}$ ) to GND during read operations and  $V_{CCWH1/2}$  ( $V_{PPH1/2}$ ) during write or erase operations. See the application note AP-007-SW-E for details.

# A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time	1, 2		1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

# NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.  $t_R(Max.)$  and  $t_F(Max.)$  for RP# (RST#) are  $100\mu s/V$ .

# A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No. Document Name		
AP-001-SD-E	Flash Memory Family Software Drivers	
AP-006-PT-E	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

# NOTE:

<ul> <li>International customers should</li> </ul>	contact their	local SHARP	or distribution	sales office.
--	---------------	-------------	-----------------	---------------