Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Erase/Program Control
- Sector Architecture
 - One 8K Words (16K Bytes) Boot Block with Programming Lockout
 - Two 8K Words (16K Bytes) Parameter Blocks
 - One 488K Words (976K bytes) Main Memory Array Block
- Fast Sector Erase Time 10 seconds
- Word-By-Word Programming 50 μs/Word
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 300 µA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49F8192(T) is a 5-volt-only, 8 megabit Flash Memory organized as 512K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than 300 μ A.


(continued)


Pin Configurations

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect

TSOP Top View

Type 1







8-Megabit (512K x 16) 5-volt Only Flash Memory

AT49F8192 AT49F8192T

Rev. 0588F-12/98





The device contains a user-enabled "boot block" protection feature. Two versions of the feature are available: the AT49F8192 locates the boot block at lowest order addresses ("bottom boot"); the AT49F8192T locates it at highest order addresses ("top boot").


To allow for simple in-system reprogrammability, the AT49F8192(T) does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard \overline{CE} , \overline{OE} , and \overline{WE} inputs to avoid bus contention. Reprogramming the AT49F8192(T) is performed by first erasing a block of data and then programming on a word-by-word basis.

The device is erased by executing the erase command sequence; the device internally controls the erase opera-

tion. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The AT49F8192(T) is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

Block Diagram



Device Operation

READ: The AT49F8192(T) is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling

edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A RESET input pin is provided to ease some system applications. When \overline{RESET} is at a logic high level, the device is in its standard operating mode. A low level on the \overline{RESET} input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the \overline{RESET} pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a 12V \pm 0.5V input signal to the \overline{RESET} pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section).

ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code.

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{FC} .

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled: it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued. Whenever a parameter block is erased and reprogrammed, the other parameter block should be erased and reprogrammed before the first parameter block is erased again.

WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical "0") on a word-byword basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot

code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the 49F8192 boot block is 00000H to 01FFFH while the address range of the 49F8192T is 7E000H to 7FFFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out for the AT49F8192, and a read from address 7E002H will show if programming the boot block is locked out for the AT498192T. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

RIDE: The user can override the boot block programming lockout by taking the DESET pin to 12 years during the

lockout by taking the RESET pin to 12 volts during the entire chip erase, sector erase or word programming operation. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F8192(T) features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F8192(T) provides another method for determining





the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F8192(T)

in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) V_{CC} power on delay: once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

Command Definition (in Hex)⁽¹⁾

Command	Bus		Bus cle	2nd l Cyd			Bus cle		Bus cle	5th Cy		6th B	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA ⁽⁴⁾⁽⁵⁾	30
Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout (2)	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽³⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽³⁾	1	xxxx	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex)

- 2. The 8K word boot sector has the address range 00000H to 01FFFH for the AT49F8192 and 7E000H to 7FFFFH for the AT49F8192T.
- 3. Either one of the Product ID Exit commands can be used.
- 4. SA = sector addresses:

For the AT49F8192

SA = 03XXX for PARAMETER BLOCK 1

SA = 05XXX for PARAMETER BLOCK 2

SA = 7FXXX for MAIN MEMORY ARRAY

For the AT49F8192T

SA = 7DXXX for PARAMETER BLOCK 1

SA = 7BXXX for PARAMETER BLOCK 2

SA = 79XXX for MAIN MEMORY ARRAY

When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (form the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} to +0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

*NOTICE:

Stresses beyong those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





DC and AC Operating Range

		AT49F8192(T)-90	AT49F8192(T)-12
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	RESET	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Ai	D _{OUT}
Program/Erase (2)	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	V _{IH}	X	High Z
Program Inhibit	Х	Х	V _{IH}	V _{IH}		
Program Inhibit	Х	V _{IL}	Х	V _{IH}		
Output Disable	Х	V _{IH}	Х	V _{IH}		High Z
Reset	Х	Х	Х	V _{IL}	X	High Z
Product Identification						
Hardware	V	V	\/	V	A1 - A18 = V _{IL} , A9 = V _H , ⁽³⁾ , A0 = V _{IL}	Manufacturer Code (4)
паіuwaie	V _{IL}	V _{IL}	V _{IH}	V _{IH}	A1 - A18 = V _{IL} , A9 = V _H , ⁽³⁾ , A0 = V _{IH}	Device Code (4)
Software (5)				V	A0 = V _{IL} , A1 - A18 = V _{IL}	Manufacturer Code (4)
Sultware (7)				V _{IH}	A0 = V _{IH} , A1 - A18 = V _{IL}	Device Code (4)

- Notes: 1. X can be V_{IL} or V_{IH} .
 - 2. Refer to AC Programming Characteristics.
 - 3. $V_H = 12.0V \pm 0.5V$.
 - 4. Manufacturer Code: 1FH, Device Code: A0H (49F8192), A3H (49F8192T).
 - 5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		10	μΑ
I _{LO}	Output Leakage Current	V _{I/O} = 0V to V _{CC}		10	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$		300	μΑ
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC}		3	mA
I _{CC} (1)	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		50	mA
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4		V
V _{OH2}	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$	4.2		V

1. In the erase mode, I_{CC} is 90 mA. Note:


Output Test Load

5.0V

AC Read Characteristics

		AT49F8192(T)-90		AT49F8192(T)-12		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		90		120	ns
t _{CE} ⁽¹⁾	CE to Output Delay		90		120	ns
t _{OE} (2)	OE to Output Delay	0	40	0	50	ns
t _{DF} (3, 4)	CE or OE to Output Float	0	25	0	30	ns
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


AC Read Waveforms (1)(2)(3)(4)



Notes: 1. \overline{CE} may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact in t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L = 5 \text{ pF}$).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Pin Capacitance⁽¹⁾

 $(f = 1 MHz, T = 25^{\circ}C)$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

<u>AIMEL</u>




AC Word Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	10		ns
t _{AH}	Address Hold Time	50		ns
t _{CS}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (WE or CE)	90		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH} , t _{OEH}	Data, $\overline{\text{OE}}$ Hold Time	10		ns
t _{WPH}	Write Pulse Width High	90		ns

AC Word Load Waveforms

WE Controlled



CE Controlled




AT49F8192(T)


Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{BP}	Word Programming Time		50	μs
t _{AS}	Address Set-up Time	10		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	10		ns
t _{WP}	Write Pulse Width	90		ns
t _{WPH}	Write Pulse Width High	90		ns
t _{EC}	Erase Cycle Time		10	seconds

Program Cycle Waveforms



Sector or Chip Erase Cycle Waveforms



- Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.
 - 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
 - 3. For chip erase, the data should be $10_{\rm H}$, and for sector erase, the data should be $30_{\rm H}$.






Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay (2)				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay (2)				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms (1)(2)(3)




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling the input(s).


- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

AT49F8192(T)

Software Product Identification Entry⁽¹⁾




Software Product Identification Exit (1)(6)



Notes:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- 2. A1 A18 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1FH Device Code: A0H (49F8192), A3H (49F8192T)
- Either one of the Product ID Exit commands can be used.

Boot Block Lockout Enable Algorithm⁽¹⁾



Notes: 1. Data Format: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex) Address Format: A14 - A0 (Hex).

2. Boot block lockout feature enabled.



Ordering Information


t _{ACC} (ns)	I _{CC} (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
90	50	0.3	AT49F8192-90TC	48T	Commercial
			AT49F8192-90RC	44R	(0° to 70°C)
	50	0.3	AT49F8192-90TI	48T	Industrial
			AT49F8192-90RI	44R	(-40° to 85°C)
120	50	0.3	AT49F8192-12TC	48T	Commercial
			AT49F8192-12RC	44R	(0° to 70°C)
	50	0.3	AT49F8192-12TI	48T	Industrial
			AT49F8192-12RI	44R	(-40° to 85°C)
90	50	0.3	AT49F8192T-90TC	48T	Commercial
			AT49F8192T-90RC	44R	(0° to 70°C)
	50	0.3	AT49F8192T-90TI	48T	Industrial
			AT49F8192T-90RI	44R	(-40° to 85°C)
120	50	0.3	AT49F8192T-12TC	48T	Commercial
			AT49F8192T-12RC	44R	(0° to 70°C)
	50	0.3	AT49F8192T-12TI	48T	Industrial
			AT49F8192T-12RI	44R	(-40° to 85°C)

Package Type				
48T	48-Lead, Thin Small Outline Package (TSOP)			
44R	44-Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)			

Packaging Information

48T, 48-Lead, Plastic Thin Small Outline Package (TSOP)


Dimensions in Millimeters and (Inches)*
JECED OUTLINE MO-142 DD



*Controlling dimension: millimeters

44R, 44-Lead, 0.525" Wide, Plastic Gull Wing Small Outline (SOIC)

Dimensions in Inches and (Millimeters)







Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686677
FAX (44) 1276-686697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon, Hong Kong TEL (852) 27219778 FAX (852) 27221369

Japan

Atmel Japan K.K. Tonetsu Shinkawa Bldg., 9F 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4 42 53 60 00 FAX (33) 4 42 53 60 01

> Fax-on-Demand North America: 1-(800) 292-8635 International:

1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1998.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's website. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

