8-Bit High-Speed Multiplying D/A Converter

The DAC-08 series of 8-bit monolithic multiplying Digital-to-Analog Converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 70 ns settling times with very low glitch and at low power consumption. Monotonic multiplying performance is attained over a wide 20-to-1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full-scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

Dual complementary outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-topeak output swing. True high voltage compliance outputs allow direct output voltage conversion and eliminate output op amps in many applications.

All DAC-08 series models guarantee full 8-bit monotonicity and linearities as tight as 0.1% over the entire operating temperature range. Device performance is essentially unchanged over the $\pm 4.5 \text{ V}$ to $\pm 18 \text{ V}$ power supply range, with 37 mW power consumption attainable at $\pm 5.0 \text{ V}$ supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military aerospace applications.

Features

- Fast Settling Output Current 70 ns
- Full-Scale Current Prematched to ± 1.0 LSB
- Direct Interface to TTL, CMOS, ECL, HTL, PMOS
- Relative Accuracy to 0.1% Maximum Overtemperature Range
- High Output Compliance −10 V to +18 V
- True and Complemented Outputs
- Wide Range Multiplying Capability
- Low FS Current Drift − ± 10ppm/°C
- Wide Power Supply Range $-\pm 4.5$ V to ± 18 V
- Low Power Consumption 37 mW at $\pm 5.0 \text{ V}$
- Pb-Free Packages are Available*

Applications

- 8-Bit, 1.0 us A-to-D Converters
- Servo-Motor and Pen Drivers
- Waveform Generators
- Audio Encoders and Attenuators
- Analog Meter Drivers
- Programmable Power Supplies
- CRT Display Drivers
- High-Speed Modems
- Other Applications where Low Cost, High Speed and Complete Input/Output Versatility are Required
- Programmable Gain and Attenuation
- Analog-Digital Multiplication

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com





SOIC-16 D SUFFIX CASE 751B



PDIP-16 N SUFFIX CASE 648

PIN CONNECTIONS





*SO and non-standard pinouts.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 13 of this data sheet.




Figure 1. Block Diagram

PIN FUNCTION DESCRIPTION

Pin # N Package / D Package	Symbol	Description			
1/5	V_{LC}	Logic Control Voltage			
2/6	Ī _O	Inverted Output Current			
3/7	V-	Negative Power Supply			
4/8	I _O	Non-Inverted Output Current			
5/9	B ₁	Output 1, Most Significant Bit (MSB)			
6/10	B ₂	Output 2			
7/11	В3	Output 3			
8/12	B ₄	Output 4			
9/13	B ₅	Output 5			
10/14	В ₆	Output 6			
11/15	B ₇	Output 7			
12/16	B ₈	Output 8, Least Significant Bit (LSB)			
13/1	V+	Positive Power Supply			
14/2	V _{REF+}	Positive Reference Voltage			
15/3	V_{REF-}	Negative Reference Voltage			
16/4	COMPEN	Compensator Capacitor Pin			

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Power Supply Voltage		V+ to V-	36	V
Digital Input Voltage		V ₅ -V ₁₂	V- to V- plus 36 V	-
Logic Threshold Control		V_{LC}	V– to V+	_
Applied Output Voltage		V ₀	V- to +18	V
Reference Current		I ₁₄	5.0	mA
Reference Amplifier Inputs		V ₁₄ , V ₁₅	V _{EE} to V _{CC}	_
Maximum Power Dissipation T _{amb} = 25°C (Still-Air) (Note 1)	N Package D Package	P_{D}	1450 1090	mW
Thermal Resistance, Junction-to-Ambient N Package D Package		$R_{ hetaJA}$	75 105	°C/W
Lead Soldering Temperature (10 sec max)		T _{SOLD}	230	°C
Operating Temperature Range		T _{amb}	0 to +70	°C
Operating Junction Temperature		TJ	150	°C
Storage Temperature Range		T _{stg}	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

may occur and reliability may be affected.

1. Derate above 25°C, at the following rates:

N package at 13.3 mW/°C D package at 9.5 mW/°C.

DC ELECTRICAL CHARACTERISTICS Pin 3 must be at least 3.0 V more negative than the potential to which R₁₅ is returned. $V_{CC} = \pm 15 \text{ V}$, $I_{REF} = 2.0 \text{ mA}$. Output characteristics refer to both I_{OUT} and I_{OUT} unless otherwise noted. $T_{amb} = 0^{\circ}\text{C}$ to 70°C .

VCC = ± 13 V , IREF = 2.0 IIIA.	1			DAC-08C		5	DAC-08E		
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	_	_	8.0	8.0	8.0	8.0	8.0	8.0	Bits
Monotonicity			8.0	8.0	8.0	8.0	8.0	8.0	
Relative Accuracy	-	Overtemperature Range	_	_	±0.39	_	-	±0.19	%FS
Differential Non-Linearity		. tange	-	_	±0.78	-	_	±0.39	
Full-Scale Tempco	TCI _{FS}	-	-	±10	_	-	±10	_	ppm/°C
Output Voltage Compliance	V _{OC}	Full-Scale Current Change < 1/2LSB	-10	-	+18	-10	-	+18	V
Full-Scale Current	I _{FS4}	V_{REF} = 10.000 V; R ₁₄ , R ₁₅ = 5.000 kΩ	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full-Scale Symmetry	I _{FSS}	I _{FS4} -I _{FS2}	_	±2.0	±16	_	± 1.0	±8.0	μΑ
Zero-Scale Current	I _{ZS}	-	_	0.2	4.0	_	0.2	2.0	μΑ
Full-Scale Output Current Range	I _{FSR}	$R_{14}, R_{15} = 5.000 \text{ k}\Omega$							
		$V_{REF} = +15 \text{ V},$ V - = -10 V	2.1	_	_	2.1	_	_	mA
		V _{REF} = +25 V, V- = -12 V	4.2	_	-	4.2	-	-	mA
Logic Input Levels		V _{LC} = 0 V							V
Low High	V _{IL} V _{IH}		- 2.0	_	0.8	- 2.0	_	0.8	
Logic Input Current	VIH	V _{LC} = 0 V	2.0	_	_	2.0		_	^
Low	I _{IL}	$V_{LC} = 0 \text{ V}$ $V_{IN} = -10 \text{ V to } +0.8 \text{ V}$	_	-2.0	-10	_	-2.0	-10	μΑ
High	I _{IH}	$V_{IN} = 2.0 \text{ V to } 18 \text{ V}$	-	0.002	10	_	0.002	10	
Logic Input Swing	V _{IS}	V- = -15 V	-10	_	+18	-10	_	+18	V
Logic Threshold Range	V_{THR}	V _S = ±15 V	-10	-	+13.5	-10	-	+13.5	V
Reference Bias Current	I ₁₅	-	_	-1.0	-3.0	_	-1.0	-3.0	μΑ
Reference Input Slew Rate	dl/dt	-	4.0	8.0	_	4.0	8.0	-	mA/μs
Power Supply Sensitivity Positive	PSSI _{FS+}	I _{REF} = 1.0 mA V+ = 4.5 to 5.5 V, V- = -15 V; V+ = 13.5 to 16.5 V, V- = -15 V	-	0.0003	0.01	-	0.0003	0.01	%FS/ %VS
Negative PSSI _{FS} _		V- = -4.5 to -5.5 V, V+ = +15 V; V- = -13.5 to -16.5 V, V+ = +15 V	-	0.002	0.01	-	0.002	0.01	%FS/ %VS
Power Supply Current									mA
Positive Negative	l+ l-	$V_S = \pm 5.0 \text{ V},$ $I_{REF} = 1.0 \text{ mA}$	1 1	3.1 -4.3	3.8 -5.8	1 1	3.1 -4.3	3.8 -5.8	
Positive Negative	I+ I-	$V_S = +5.0 \text{ V}, -15 \text{ V},$ $I_{REF} = 2.0 \text{ mA}$		3.1 -7.1	3.8 -7.8		3.1 -7.1	3.8 -7.8	
Positive Negative	l+ I-	$V_S = \pm 15 \text{ V},$ $I_{REF} = 2.0 \text{ mA}$	- -	3.2 -7.2	3.8 -7.8	-	3.2 -7.2	3.8 -7.8	1
Power Dissipation	P _D	±5.0 V, I _{REF} = 1.0 mA	_	37	48	_	37	48	mW
		+5.0 V, –15 V,	_	122	136	_	122	136	
		$I_{REF} = 2.0 \text{ mA}$ ± 15 V, $I_{REF} = 2.0 \text{ mA}$	_	156	174	_	156	174	

DC ELECTRICAL CHARACTERISTICS (continued) Pin 3 must be at least 3.0 V more negative than the potential to which R₁₅ is returned. V_{CC} = +15 V , I_{REF} = 2.0 mA. Output characteristics refer to both I_{OUT} and I_{OUT} unless otherwise noted. I_{amb} = 0°C to 70°C.

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Resolution Monotonicity	-	-	8.0 8.0	8.0 8.0	8.0 8.0	Bits
Relative Accuracy Differential Non-Linearity	-	Overtemperature Range	- -	-	±0.1 ±0.19	%FS %FS
Full-Scale Tempco	TCI _{FS}	-	-	±10	±50	ppm/°C
Output Voltage Compliance	V _{OC}	Full-Scale Current Change 1/2LSB	-10	_	+18	V
Full-Scale Current	I _{FS4}	V_{REF} = 10.000 V, R ₁₄ , R ₁₅ = 5.000 kΩ	1.984	1.992	2.000	mA
Full-Scale Symmetry	I _{FSS}	I _{FS4} -I _{FS2}	_	± 1.0	±4.0	μΑ
Zero-Scale Current	I _{ZS}	-	_	0.2	1.0	μΑ
Full-Scale Output Current Range	I _{FSR}	$R_{14}, R_{15} = 5.000 \text{ k}\Omega$ $V_{REF} = +15 \text{ V}, V_{-} = -10 \text{ V}$ $V_{REF} = +25 \text{ V}, V_{-} = -12 \text{ V}$	2.1 4.2	_ _	- -	mA mA
Logic Input Levels Low High	V _{IL} V _{IH}	V _{LC} = 0 V	_ 2.0	_ _	0.8	V
Logic Input Current Low High	I _{IL}	$V_{LC} = 0 \text{ V}$ $V_{IN} = -10 \text{ V to } +0.8 \text{ V}$ $V_{IN} = 2.0 \text{ V to } 18 \text{ V}$	- -	-2.0 0.002	-10 10	μΑ
Logic Input Swing	V _{IS}	V- = -15 V	-10	-	+18	V
Logic Threshold Range	V_{THR}	V _S = ±15 V	-10	_	+13.5	V
Reference Bias Current	I ₁₅	-	_	-1.0	-3.0	μΑ
Reference Input Slew Rate	dl/dt	-	4.0	8.0	_	mA/μs
Power Supply Sensitivity		I _{REF} = 1.0 mA				
Positive	PSSI _{FS+}	V+ = 4.5 to 5.5 V, V- = -15 V; V+ = 13.5 to 16.5 V, V- = -15 V	_	0.0003	0.01	%FS/%VS
Negative	PSSI _{FS} _	V- = -4.5 to -5.5 V, V+ = +15 V; V- = -13.5 to -16.5 V, V+ = +15 V	_	0.002	0.01	%FS/%VS
Power Supply Current Positive Negative	I+ I-	$V_S = \pm 5.0 \text{ V}, I_{REF} = 1.0 \text{ mA}$	- -	3.1 -4.3	3.8 -5.8	mA
Positive Negative	I+ I-	V _S = +5.0 V, -15 V, I _{REF} = 2.0 mA	- -	3.1 -7.1	3.8 -7.8	
Positive Negative	l+ l-	$V_S = \pm 15 \text{ V}, I_{REF} = 2.0 \text{ mA}$	- -	3.2 -7.2	3.8 -7.8	
Power Dissipation	P _D	\pm 5.0 V, I _{REF} = 1.0 mA +5.0 V, -15 V, I _{REF} = 2.0 mA \pm 15 V, I _{REF} = 2.0 mA	- - -	37 122 156	48 136 174	mW

AC ELECTRICAL CHARACTERISTICS

			DAC-08C		DAC-08E			DAC-08H				
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Settling Time	t _S	To \pm 1/2LSB, All Bits Switched On or Off, T _{amb} = 25°C	-	70	135	-	70	135	-	70	135	ns
Propagation Delay Low-to-High	t _{PLH}	T _{amb} = 25°C, Each Bit										ns
High-to-Low	t _{PHL}	All Bits Switched	-	35	60	-	35	60	_	35	60	

TEST CIRCUITS




Figure 2. Relative Accuracy Test Circuit




Figure 3. Transient Response and Settling Time

TEST CIRCUITS





Figure 4. Reference Current Slew Rate Measurement



NOTES:

(See text for values of C.) Typical values of $R_{14} = R_{15} = 1 \text{ k}\Omega$

 $V_{REF} = +2.0 \text{ V}$

C = 15 pF

V_I and I_I apply to inputs A₁ through A₈

The resistor tied to Pin 15 is to temperature compensate the bias current and may not be necessary for all applications.

$$\mathsf{I}_{\mathsf{O}} \; = \; \mathsf{K} \bigg| \frac{\mathsf{A}_1}{2} \; + \; \frac{\mathsf{A}_2}{4} \; + \; \frac{\mathsf{A}_3}{8} \; + \; \frac{\mathsf{A}_4}{16} \; + \; \frac{\mathsf{A}_5}{32} \; + \; \frac{\mathsf{A}_6}{64} \; + \; \frac{\mathsf{A}_7}{128} \; + \; \frac{\mathsf{A}_8}{256} \bigg|$$

where K $\approx \frac{V_{REF}}{R_{AA}}$

R₁₄

and $A_N = '1'$ if A_N is at High Level $A_N = '0'$ if A_N is at Low Level

Figure 5. Notation Definitions

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Output Current vs. Output Voltage (Output Voltage Compliance)




Figure 7. Fast Pulsed Reference Operation




Figure 8. True and Complementary Output Operation




Figure 9. Full-Scale Settling Time




Figure 10. LSB Switching




Figure 11. Full-Scale Current vs. Reference Current




Figure 12. LSB Propagation Delay vs. IFS





Figure 13. Reference Input Frequency Response

NOTES:

TYPICAL PERFORMANCE CHARACTERISTICS

8



 $\rm V_{15}$ – REFERENCE COMMON MODE VOLTAGE (V) POSITIVE COMMON-MODE RANGE IS ALWAYS (V+) -1.5V.

Figure 14. Reference AMP Common–Mode Range All Bits On






Figure 15. Logic Input Current vs. Input Voltage




Figure 16. V_{TH}-V_{LC} vs. Temperature




Figure 17. Output Voltage Compliance vs. Temperature




Figure 18. Bit Transfer Characteristics




Figure 19. Power Supply Current vs. V+

NOTES:

 B_1 through B_8 have identical transfer characteristics. Bits are fully switched, with less than 1/2LSB error, at less than $\pm 100 \text{mV}$ from actual threshold. These switching points are guaranteed to lie between 0.8 and 2.0V over the operating temperature range (VLC = 0.0V).




Figure 20. Power Supply Current vs. V-




Figure 21. Power Supply Current vs. Temperature




Figure 22. Maximum Reference Input Frequency vs. Compensation Capacitor Value




Figure 23. Typical Application

FUNCTIONAL DESCRIPTION

Reference Amplifier Drive and Compensation

The reference amplifier input current must always flow into Pin 14 regardless of the setup method or reference supply voltage polarity.

Connections for a positive reference voltage are shown in Figure 2. The reference voltage source supplies the full reference current. For bipolar reference signals, as in the multiplying mode, R_{15} can be tied to a negative voltage corresponding to the minimum input level. R_{15} may be eliminated with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased as R_{14} value is increased. This is in order to maintain proper phase margin. For R_{14} values of 1.0, 2.5, and 5.0 k Ω , minimum capacitor values are 15, 37, and 75 pF, respectively. The capacitor may be tied to either V_{EE} or ground, but using V_{EE} increases negative supply rejection. (Fluctuations in the negative supply have more effect on accuracy than do any changes in the positive supply.)

A negative reference voltage may be used if R_{14} is grounded and the reference voltage is applied to R_{15} as shown. A high input impedance is the main advantage of this method. The negative reference voltage must be at least 3.0 V above the V_{EE} supply. Bipolar input signals may be handled by connecting R_{14} to a positive reference voltage equal to the peak positive input level at Pin 15.

When using a DC reference voltage, capacitive bypass to ground is recommended. The 5.0 V logic supply is not recommended as a reference voltage, but if a well regulated 5.0 V supply which drives logic is to be used as the reference, R_{14} should be formed of two series resistors with the junction of the two resistors bypassed with 0.1 μF to ground. For reference voltages greater than 5.0 V, a clamp diode is recommended between Pin 14 and ground.

If Pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods applies and the amplifier must be heavily compensated, decreasing the overall bandwidth.

Output Voltage Range

The voltage at Pin 4 must always be at least 4.5 V more positive than the voltage of the negative supply (Pin 3) when the reference current is 2.0 mA or less, and at least 8.0 V more positive than the negative supply when the reference current is between 2.0 mA and 4.0 mA. This is necessary to avoid saturation of the output transistors, which would cause serious accuracy degradation.

Output Current Range

Any time the full-scale current exceeds 2.0 mA, the negative supply must be at least 8.0 V more negative than the output voltage. This is due to the increased internal voltage drops between the negative supply and the outputs with higher reference currents.

Accuracy

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy, full-scale accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current after zero-scale current has been nulled out. The relative accuracy of the DAC-08 series is essentially constant over the operating temperature range due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC-08 series has a very low full-scale current drift over the operating temperature range.

The DAC-08 series is guaranteed accurate to within \pm LSB at +25°C at a full-scale output current of 1.992 mA. The relative accuracy test circuit is shown in Figure 2. The 12-bit converter is calibrated to a full-scale output current of 1.99219 mA, then the DAC-08 full-scale current is trimmed to the same value with R₁₄ so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on the oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accurate D-to-A converter. 16-bit accuracy implies a total of \pm part in 65,536, or \pm 0.00076%, which is much more accurate than the \pm 0.19% specification of the DAC-08 series.

Monotonicity

A monotonic converter is one which always provides analog output greater than or equal to the preceding value for a corresponding increment in the digital input code. The DAC-08 series is monotonic for all values of reference current above 0.5 mA. The recommended range for operation is a DC reference current between 0.5 mA and 4.0 mA.

Settling Time

The worst-case switching condition occurs when all bits are switched on, which corresponds to a low-to-high transition for all input bits. This time is typically 70 ns for settling to within LSB for 8-bit accuracy. This time applies when $R_L\!<\!500~\Omega$ and $C_O\!<\!25~pF$. The slowest single switch is the least significant bit, which typically turns on and settles in 65 ns. In applications where the DAC

functions in a positive-going ramp mode, the worst-case condition does not occur and settling times less than 70 ns may be realized.

Extra care must be taken in board layout since this usually is the dominant factor in satisfactory test results when measuring settling time. Short leads, $100~\mu F$ supply bypassing for low frequencies, minimum scope lead length, and avoidance of ground loops are all mandatory.




Figure 24. Settling Time and Propagation Delay




Figure 25. Basic DAC-08 Configuration




Figure 26. Recommended Full-Scale and Zero-Scale Adjust





Figure 27. Unipolar Voltage Output for Low Impedance Output







Figure 28. Unipolar Voltage Output for High Impedance Output



	B ₁	В2	В3	В4	В5	В6	В7	В8	VOUT	VOUT
Positive full-scale	1	1	1	1	1	1	1	1	-9.920V	+10.000
Positive FS – 1LSB	1	1	1	1	1	1	1	0	-9.840V	+9.920
+ Zero-scale + 1LSB Zero-scale	1 1	0 0	0 0	0 0	0	0	0	1 0	-0.080V 0.000	+0.160 +0.080
Zero-scale – 1LSB	0	1	1	1	1	1	1	1	0.080	0.000
Negative full scale - 1LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Negative full scale	0	0	0	0	0	0	0	0	+10.000	-9.920

Figure 29. Basic Bipolar Output Operation (Offset Binary)


ORDERING INFORMATION

Device	Description	Temperature Range	Shipping [†]
DAC-08ED	16-Pin Plastic Small Outline Package	0 to +70°C	48 Units/Rail
DAC-08EDG	16-Pin Plastic Small Outline Package (Pb-Free)	0 to +70°C	48 Units/Rail
DAC-08EDR2	16-Pin Plastic Small Outline Package	0 to +70°C	2500 Tape & Reel
DAC-08EDR2G	16-Pin Plastic Small Outline Package (Pb-Free)	0 to +70°C	2500 Tape & Reel
DAC-08CN	16-Pin Plastic Dual In-Line Package	0 to +70°C	25 Units/Rail
DAC-08CNG	NG 16–Pin Plastic Dual In–Line Package (Pb–Free)		25 Units/Rail
DAC-08EN	16-Pin Plastic Dual In-Line Package	0 to +70°C	25 Units/Rail
DAC-08ENG	NG 16–Pin Plastic Dual In–Line Package (Pb–Free)		25 Units/Rail
DAC-08HN	16-Pin Plastic Dual In-Line Package	0 to +70°C	25 Units/Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MARKING DIAGRAMS


SOIC-16 D SUFFIX CASE 751B



PDIP-16 N SUFFIX CASE 648








A = Assembly Location

 $\begin{array}{ll} WL &= Wafer\ Lot \\ YY,\ Y &= Year \\ WW &= Work\ Week \\ G &= Pb-Free\ Package \end{array}$

PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI 14-30M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

PDIP-16 **N SUFFIX** CASE 648-08 **ISSUE T**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS
- WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE
- MOLD FLASH.
 ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
М	0°	10 °	0°	10 °		
S	0.020	0.040	0.51	1.01		

ON Semiconductor and 🔱 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.