

T.46-23-03

CY7C148 CY7C149

## **Features**

- Automatic power-down when deselected (7C148)
- CMOS for optimum speed/power
- 25-ns access time
- · Low active power
  - -440 mW (commercial)
  - 605 mW (military)
- Low standby power (7C148)
- -82.5 mW (25-ns version)
- -55 mW (all others)
- 5-volt power supply ± 10% tolerance, both commercial and military
- TTL-compatible inputs and outputs

## **Functional Description**

The CY7C148 and CY7C149 are high-per-The CY7C148 and CY7/C149 arenign-performance CMOS static RAMs organized as 1024 by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The CY7C148 remains in a low-power mode as long as the device remains unselected; i.e., (CS) is HIGH, thus reducing the average power requirements of the device. The chip select ( $\overline{CS}$ ) of the CY7C149 does not affect the power dissipation of the device.

Writing to the device is accomplished when the chip select ( $\overline{\text{CS}}$ ) and write enable ( $\overline{\text{WE}}$ ) inputs are both LOW. Data on the I/O pins (I/O<sub>0</sub> through I/O<sub>3</sub>) is written into the


# 1024 x 4 Static RAM

memorylocations specified on the address pins ( $A_0$  through  $A_9$ ).

Reading the device is accomplished by taking chip select (CS) LOW while write enable (WE) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data I/O pins.

The I/O pins remain in a high-impedance state when chip select  $(\overline{CS})$  is HIGH or write enable  $(\overline{WE})$  is LOW.





## Selection Guide

		7C148-25	7C148-35	7C148-45	7C149-25	7C149-35	7C149-45
Maximum Access Time (ns)		25	35	45	25	35	45
MaximumOperating Current(mA)	Commercial	90	80	80	90,	80	80
	Military		110	110		110	110
Maximum Standby Current (mA)	Commercial	15	10	10			
	Military		10	10			

# CYPRESS SEMICONDUCTOR

### 2589662 0006412 8 🖾 CYP 46E D



T-46-23-08

CY7C148 CY7C149

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines,

Storage Temperature ..... - 65°C to +150°C Ambient Temperature with Power Applied ...... - 55°C to +125°C

DC Voltage Applied to Outputs in High Z State ...... - 0.5V to +7.0V

DC Input Voltage ..... - 3.0V to + 7.0V

Output Current into Outputs (Low) ...... 20 mA Latch-UpCurrent .....

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to + 70°C	5V ± 10%
Military <sup>[1]</sup>	- 55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range[2]

		Test Conditions			7C148/9-25		7C148/9-35,45		
Parameters	Description			Min.	Max.	Min.	Max.	Units	
IOH	Output High Current	$V_{CC} = Min., I_{OH} = -4$	.0 mA	·	2.4		2.4		V
I <sub>OL</sub>	Output Low Current	$V_{CC} = Min., I_{OL} = 8.0$	mA			0.4		0.4	y
V <sub>IH</sub>	Input High Voltage				2.0	6.0	2.0	6.0	V
$V_{IL}$	Input Low Voltage			·	-3.0	0.8	-3.0	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	10	-10	10	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-50	50	-50	50	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating	$Max. V_{CC}, CS \leq V_{IL}$		Com'l		90		80	mA
	Supply Current	Output Open	ut Open Mil				l	110	1
$I_{SB}$	AutomaticCS	Max. $V_{CC}$ , $CS \ge V_{IH}$	7C148	Com'i	1	15		10	mA
	Power-DownCurrent		only	Mil				10	1
I <sub>PO</sub>	Peak Power-On	Max. $V_{CC}$ , $CS \ge V_{IH}$	7C148	Com'l		15		10	mA
_	Current <sup>[3]</sup>	only		Mil				10	1
IOS	Output Short	$GND \leq V_O \leq V_{CC}$		Com'l		±275		±275	mA
Circuit Current[4]				Mil				±350	1

## Capacitance[5]

Parameters Parameters Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	InputCapacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

- Notes:
   T<sub>A</sub> is the "instant on" case temperature.
   See the last page of this specification for Group A subgroup testing information.
- A pull-up resistor to  $V_{CC}$  on the  $\overline{CS}$  input is required to keep the device deselected during  $V_{CC}$  power-up. Otherwise current will exceed values given (CY7C148 only).
- For test purposes, not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
   Tested initially and after any design or process changes that may affect these parameters.

# CYPRESS SEMICONDUCTOR


### 46E D **■** 2589662 0006413 T **■**CYP


SEMICONDUCTOR

T-46-23-08

CY7C148 CY7C149









Switching Characteristics Owners O


	ameters Description		7C148-25 7C149-25		7C148-35 7C149-35		7C148-45 7C149-45		
Parameters			Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCLI									
t <sub>RC</sub>	Address Valid to Address Do Not Care Tin (Read Cycle Time)	ne	25		35		45		ns
t <sub>AA</sub>	Address Valid to Data Out Valid Delay (Address Access Time)			25		35		45	ns
t <sub>ACS1</sub>	Chip Select LOW to Data Out Valid (7C14	8only)		25[6]		35		45	ns
t <sub>ACS2</sub>				30[7]		35		45	ns
t <sub>ACS</sub>	Chip Select LOW to Data Out Valid (7C14	9 only)		15		15		20	ns
t <sub>LZ</sub> [8]	Chip Select LOW to Data Out On	7C148	8		10		10		ns
		7C149	5		5		5	-	
t <sub>HZ</sub> [8]	Chip Select HIGH to Data Out Off		0	15	0	20	0	20	ns
t <sub>OH</sub>	Address Unknown to Data Out Unknown Time		0		0		5		ns
t <sub>PD</sub>	Chip Select HIGH to Power-Down Delay	7C148		20		30		30	ns
tPU	Chip Select LOW to Power-Up Delay	7C148	0		0		0		ns
WRITE CYCL	E	L				L			
twc	Address Valid to Address Do Not Care (Write Cycle Time)		25	1	35		45		ns
twp <sup>[9]</sup>	Write Enable LOW to Write Enable HIGH	[	20		30		35		ns
twR	Address Hold from Write End		5		5		5		ns
twz <sup>[8]</sup>	Write Enable to Output in High Z		0	8	0	8	0	8	ns
t <sub>DW</sub>	Data in Valid to Write Enable HIGH		12		20		20		ns
t <sub>DH</sub>	Data Hold Time		0		0		0		ПS
tas	Address Valid to Write Enable LOW		. 0	-	0		0		ns
t <sub>CW</sub> <sup>[9]</sup>	Chip Select LOW to Write Enable HIGH		20		30		40		ns
tow <sup>[8]</sup>	Write Enable HIGH to Output in Low Z		0		0		0		ns
t <sub>AW</sub>	Address Valid to End of Write		20		30		35		

- tes:

  Chip deselected greater than 25 ns prior to selection.

  Chip deselected less than 25 ns prior to selection.

  At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  for all devices. Transition is measured  $\pm 500$  mV from steady state voltage with specified loading in part (b) of AC Test Loads.
- The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to intiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.



 $\begin{array}{ll} \textbf{Notes:} \\ \textbf{10. WE is HIGH for read cycle.} \\ \textbf{11. Device is continuously selected, } \overline{CS} = V_{IL}. \\ \end{array}$ 


12. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.

RESS AICONDUCTOR


T-46-23-08

CY7C148 CY7C149

# Switching Waveforms (continued)



Notes: 13. If  $\overline{\text{CS}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.








T-46-23-08

CY7C148 CY7C149

# Typical DC and AC Characteristics







# **Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C148-25PC	P3	Commercial
	CY7C148-25DC	D4	
	CY7C148-25LC	L50	
35	CY7C148-35PC	P3	Commercial
}	CY7C148-35DC	D4	
	CY7C148-35LC	L50	
}	CY7C148-35DMB	D4	Military
	CY7C148-35KMB	K70	
	CY7C148-35LMB	L50	
45	CY7C148-45PC	P3	Commercial
	CY7C148-45DC	D4	
	CY7C148-45LC	L50	
	CY7C148-45DMB	D4	Military
	CY7C148-45KMB	K70	
	CY7C148-45LMB	L50	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C149-25PC	P3	Commercial
1	CY7C149-25DC	D4	
ŗ	CY7C149-25LC	L50	-
35	CY7C149-35PC	P3	Commercial
	CY7C149-35DC	D4	
	CY7C149-35LC	L50	•
	CY7C149-35DMB	D4	Military
	CY7C149-35KMB	K70	
	CY7C149-35LMB	L50	
45	CY7C149-45PC	P3	Commercial
	CY7C149-45DC	D4	
	CY7C149-45LC	L50	
	CY7C149-45DMB	D4	Military
	CY7C149-45KMB	K70	
	CY7C149-45LMB	L50	



T-46-23-08

CY7C148 CY7C149

# MILITARY SPECIFICATIONS Group A Subgroup Testing

# **DC** Characteristics

Parameters	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
$I_{CC}$	1, 2, 3
I <sub>SB</sub> <sup>[14]</sup>	1, 2, 3

Document #: 38-00031-B

# Switching Characteristics

Parameters	Subgroups				
READ CYCLE					
t <sub>RC</sub>	7, 8, 9, 10, 11				
t <sub>AA</sub>	7, 8, 9, 10, 11				
t <sub>ACS1</sub> [14]	7, 8, 9, 10, 11				
t <sub>ACS2</sub> [14]	7, 8, 9, 10, 11				
t <sub>ACS</sub> [15]	7, 8, 9, 10, 11				
t <sub>OH</sub>	7, 8, 9, 10, 11				
WRITE CYCLE					
t <sub>WC</sub>	7, 8, 9, 10, 11				
twp	7, 8, 9, 10, 11				
t <sub>WR</sub>	7, 8, 9, 10, 11				
t <sub>DW</sub>	7, 8, 9, 10, 11				
t <sub>DH</sub>	7, 8, 9, 10, 11				
t <sub>AS</sub>	7, 8, 9, 10, 11				
t <sub>AW</sub>	7, 8, 9, 10, 11				

Notes: 14. 7C148 only. 15. 7C149 only.



SRAMS