
Triple Line Receiver

The MC10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.


Active current sources provide the MC10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.


Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.

- $P_D = 85 \text{ mW typ/pkg}$ (No Load)
- $t_{pd} = 2.0$ ns typ
- $t_r, t_f = 2.0 \text{ ns typ } (20\% 80\%)$




*V_{BB} to be used to supply bias to the MC10116 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA. When the input pin with the bubble goes positive, the output pin with the bubble goes positive.





ON Semiconductor

http://onsemi.com



- YY = Year
- WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10116L	CDIP-16	25 Units / Rail
MC10116P	PDIP-16	25 Units / Rail
MC10116FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS


Characteristic Power Supply Drain Current Input Current Logic 1 Output Voltage Logic 1 Output Voltage Logic 1 Output Voltage Logic 1 Threshold Voltage Logic 1 Threshold Voltage Logic 1 Switching Times (500 Load) Propagation Delay Rise Time Rail Time (20 to 80%)	V _{OL} V _{OHA} V _{OLA} V _{BB}	Pin Under Test 8 4 4 2 3 2 3 2 3 2 3 2 3 11 2 3 2 3 2 3 2 3	-1.060 -1.060 -1.890 -1.890 -1.890 -1.080 -1.080 -1.080	0°C Max 23 150 1.5 -0.890 -0.890 -1.675 -1.675 -1.655 -1.655	Min -0.960 -0.960 -1.850 -1.850 -0.980 -0.980	+25°C Typ 17	Max 21 95 1.0 -0.810 -1.650 -1.650	+85 Min -0.890 -0.890 -1.825 -1.825 -0.910 -0.910	Max 23 95 1.0 -0.700 -0.700 -1.615 -1.615	Uni mAc μAc Vdu
Power Supply Drain Current Input Current Output Voltage Logic 1 Output Voltage Logic 0 Threshold Voltage Logic 0 Threshold Voltage Logic 0 Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time Rise Time (20 to 80%)	I _E I _{inH} I _{CBO} V _{OH} V _{OL} V _{OLA} V _{OLA} V _{BB} t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	8 4 2 3 2 3 2 3 2 3 2 3 11	-1.060 -1.060 -1.890 -1.890 -1.080 -1.080	23 150 1.5 -0.890 -0.890 -1.675 -1.675 -1.655	-0.960 -0.960 -1.850 -1.850 -0.980		21 95 1.0 -0.810 -0.810 -1.650	-0.890 -0.890 -1.825 -1.825 -0.910	23 95 1.0 -0.700 -0.700 -1.615	mAd μAd Vd Vd
Input Current Output Voltage Logic 1 Output Voltage Logic 0 Threshold Voltage Logic 0 Threshold Voltage Logic 0 Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time (20 to 80%)	IinH ICBO VOH VOL VOHA VOLA VBB t4+2+ t4+2- t4+3-	4 4 2 3 2 3 2 3 2 3 2 3 11	-1.060 -1.890 -1.890 -1.080 -1.080	150 1.5 -0.890 -0.890 -1.675 -1.675 -1.655	-0.960 -1.850 -1.850 -0.980		95 1.0 -0.810 -0.810 -1.650	-0.890 -1.825 -1.825 -0.910	95 1.0 -0.700 -0.700 -1.615	μΑα μΑα Vd Vd
Output Voltage Logic 1 Output Voltage Logic 0 Threshold Voltage Logic 0 Threshold Voltage Logic 0 Reference Voltage Logic 0 Switching Times (50Ω Load) Propagation Delay Rise Time (20 to 80%)	I _{СВО} V _{OH} V _{OL} V _{OHA} V _{OHA} V _{OLA} V _{BB} t ₄₊₂₊ t ₄₊₂₋ t ₄₊₃₋	4 2 3 2 3 2 3 2 3 11	-1.060 -1.890 -1.890 -1.080 -1.080	1.5 -0.890 -0.890 -1.675 -1.675 -1.655	-0.960 -1.850 -1.850 -0.980		1.0 -0.810 -0.810 -1.650	-0.890 -1.825 -1.825 -0.910	1.0 -0.700 -0.700 -1.615	μAc Vd Vd
Output Voltage Logic 0 Threshold Voltage Logic 1 Threshold Voltage Logic 0 Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time	V _{OH} V _{OL} V _{OHA} V _{OLA} V _{BB} t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	2 3 2 3 2 3 2 3 11	-1.060 -1.890 -1.890 -1.080 -1.080	-0.890 -0.890 -1.675 -1.675 -1.655	-0.960 -1.850 -1.850 -0.980		-0.810 -0.810 -1.650	-0.890 -1.825 -1.825 -0.910	-0.700 -0.700 -1.615	Vd Vd
Output Voltage Logic 0 Threshold Voltage Logic 1 Threshold Voltage Logic 0 Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time	V _{OL} V _{OHA} V _{OLA} V _{BB} t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	3 2 3 2 3 2 3 11	-1.060 -1.890 -1.890 -1.080 -1.080	-0.890 -1.675 -1.675 -1.655	-0.960 -1.850 -1.850 -0.980		-0.810 -1.650	-0.890 -1.825 -1.825 -0.910	-0.700 -1.615	Vd
Threshold Voltage Logic 1 Threshold Voltage Logic 0 Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time	V _{OHA} V _{OLA} V _{BB} t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	3 2 3 2 3 11	-1.890 -1.080 -1.080	-1.675 -1.655	-1.850 -0.980			-1.825 -0.910		
Threshold Voltage Logic C Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time (20 to 80%)	V _{OLA} V _{BB} t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	3 2 3 11	-1.080							Vd
Reference Voltage Switching Times (50Ω Load) Propagation Delay Rise Time (20 to 80%)	V _{BB} t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	3 11	-1.420					-0.910		
Switching Times (50Ω Load) Propagation Delay Rise Time (20 to 80%)	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋		-1.420				-1.630 -1.630		-1.595 -1.595	Vd
Propagation Delay Rise Time (20 to 80%)	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋	2		-1.280	-1.350		-1.230	-1.295	-1.150	Vd
Rise Time (20 to 80%)	t ₄₋₂₋ t ₄₊₃₋	2								ns
		2 3 3	1.0 1.0 1.0 1.0	3.1 3.1 3.1 3.1	1.0 1.0 1.0 1.0	2.0 2.0 2.0 2.0	2.9 2.9 2.9 2.9	1.0 1.0 1.0 1.0	3.3 3.3 3.3 3.3	
Fall Time (20 to 80%)	t ₂₊ t ₃₊	2 3	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	
		2	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
	+.	2	11	26	1 1	2.0	3.3	1.1	3.7	
DEVICEN	STR	3		ND						

ELECTRICAL CHARACTERISTICS (continued)


					TES	T VOLTAGE	E VALUES (Volts)		
	(@ Test Tem	perature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	V _{EE}	
			–30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2	
+25°C				-0.810	-1.850	-1.105	-1.475	Pin	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2	
Pin				TES	T VOLTAG	GE APPLIED	TO PINS L	ISTED BEL	.ow	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain C	Current	Ι _Ε	8		4, 9, 12			5, 10, 13	8	1, 16
Input Current		I _{inH}	4	4	9, 12			5, 10, 13	8	1, 16
		I _{CBO}	4		9, 12			5, 10, 13	8,4	1, 16
Output Voltage	Logic 1	V _{OH}	2 3	4 9, 12	9, 12 4			5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	2 3	9, 12 4	4 9, 12			5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 1	V _{OHA}	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	V _{OLA}	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Reference Voltage		V _{BB}	11					5, 10, 13	8	1, 16
Switching Times	(50 Ω Load)					Pulse In	Pulse Out		–3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3			4 4 4 4	2 2 3 3	5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3			4 4	2 3	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3		\circ	4 4	2 3	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL.
 DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27	BSC	
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54	BSC	
Н	0.008	0.015	0.21	0.38	
Κ	0.125	0.170	3.18	4.31	
L	0.300	BSC	7.62	BSC	
М	0 °	15 °	0 °	15°	
Ν	0.020	0.040	0.51	1.01	

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
Μ	0°	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

Notes

DEWICE NOT RECOMMENDED FOR MENDESIGN

Notes

			-M DESIGN
	Ċ	ED FOR	
	COMME		
ICE NOT			

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

SRNEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.