HD6303R, HD63A03R, HD63B03R CMOS MPU (Micro Processing Unit)

The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1. 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k bytes. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low. And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.

■ FEATURES

- Object Code Upward Compatible with the HD6800, HD6801, HD6802
- Multiplexed Bus (D₀/A₀~D₇/A₇A₈~A₁₅), Non Multiplexed Bus (D₀~D₇, A₀~A₁₅)
- Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand By Mode
- Minimum Instruction Execution Time

1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2.0MHz)

- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Bytes Address Space
- Wide Operation Range


 $V_{CC} = 3$ to 6V (f = 0.1 \sim 0.5 MHz) f = 0.1 to 2.0 MHz ($V_{CC} = 5V \pm 10\%$)

■ TYPE OF PRODUCTS


Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz

■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles



(1) HITACHI




(1) HITACHI

(Top View)

48

(Top View)

BLOCK DIAGRAM





Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ∼ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°c

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

- ELECTRICAL CHARACTERISTICS
- DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	.,	
Input "High" Voltage	EXTAL	V _{IH}		V _{CC} x0.7	-	V _{CC} +0.3	v
	Other Inputs		i	2.0	_	70.3	
Input "Low" Voltage	All Inputs	VIL		- 0.3	_	0.8	V
Input Leakage Current	NMI, IRQ, , RES, STBY	li _{in} l	V _{in} = 0.5~V _{CC} -0.5V	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, D_0 \sim D_7, A_8 \sim A_{15}$	li _{tsi}	V _{in} = 0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4	_	_	>
Output Trigit Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_		0.55	٧
Input Capacitance	All Inputs	Cin	V _{in} =0V, f=1.0MHz, Ta = 25°C	_	_	12.5	ρF
Standby Current	Non Operation	l _{cc}	V _{iL} (STBY) =0~0.6V V _{iH} (RES) = V _{CC} -0.5~V _{CC} V V _{iL} (RES) = 0~0.6V	_	2.0	15.0	μΑ
			Operating (f=1MHz**)	-	6.0	10.0	mΑ
Current Dissipation*		lcc	Sleeping (f=1MHz**)		1.0	2.0	mA
RAM Stand-By Voltage		VRAM		2.0	_	-	٧

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

typ, value $\{f = x MHz\} = typ$, value $\{f = 1 MHz\} \times x$ max, value $\{f = x MHz\} = max$, value $\{f = 1 MHz\} \times x$ (both the sleeping and operating)



www.chipdocs.com

 ^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, T_a = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

BUS TIMING

				Test	H	630	3R	HD	63A0)3R	HC	63B	03R	Unit
Item			Symbol	Con- dition	min	typ	max	min	typ	max	min	typ	max	0
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	-	10	μs
Address Strobe Pul	ddress Strobe Pulse Width * High"		PWASH		220		_	150	-	-	110			ns
Address Strobe Ris	ddress Strobe Rise Time				-		20	_		20			20	ns
Address Strobe Fall Time			tasf		_	_	20			20			20	ns
Address Strobe De	ddress Strobe Delay Time * tasp				60	_	_	40	-		20			ns
Enable Rise Time	Enable Rise Time		ter			. -	20			20			20	ns
Enable Fall Time			ter				20			20			20	ns
Enable Pulse Width "High" Level*		h" Level*	PWEH		450			300	-		220			ns
Enable Pulse Width "Low" Level*			PWEL	1	450			300	_		220			ns
Address Strobe to Enable Delay* Time		Delay*	tased		60	_	_	40	_	-	20	_	-	ns
		-	t _{AD1}	ĺ		_	250		-	190			160	ns
Address Delay 1111	Address Delay Time		t _{AD2}	Fig. 1	- 1		250	-	l — ∳-∵	190	_		160	ns
Address Delay Tin	ne for	Latch*	t _{ADL}	Fig. 2			250		<u> </u> -	190			160	ns
D . C . Time		Write	t _{osw}		230		<u> </u>	150	ļ —	<u> </u>	100	ļ	 	ns
Data Set-up Time		Read	t _{DSR}		80			60	ļ - -	· -	50	ļ <u> </u>	 -	ns -
		Read	t _{HB}]	0			0	ļ	ļ	0		↓	n:
Data Hold Time		Write	t _{HW}]	20			20	<u> </u>	ļ	20	ļ.—.	ļ	n
Address Set-up Ti	me for	Latch *	tASL]	60			40	<u> </u>	ļ-	20	ļ <u> </u>	ļ. —	n
Address Hold Tim	e for L	atch	TAHL]	30			20	<u> </u>	ļ	20	<u> </u>	ļ	n:
Address Hold Tim	16		tan		20			20	-		20	↓ =	ļ <u> </u>	_ n
A ₀ ~ A ₇ Set-up T	ime B	efore E*	TASM	7	200	-	_	110	_		60	<u> </u>	ļ-	n
Peripheral Read		lultiplexed	(taccn)		-	650			395	 -	-	270	-
Access Time	Multip	lexed Bus	(t _{ACCM})	-	-	650	1-		395	↓	<u> </u>	270	n
Oscillator stabiliz	ation T	ime	tRC	Fig. 8	20	T -	Ī —	20	<u> </u>		20	1-	J	m
Processor Control			tecs	Fig. 9	200	-	_	200	-	-	200	-		n

^{*}These timings change in approximate proportion to toyo. The figures in this characteristics represent those when toyo is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

		Test		- 10000011			HD63A03R			HD63B03R			Unit	
Item			Symbol	Con- dition	min	typ	max	min	typ	max	min	typ	max	
Peripheral Data Set-up Time	Port 1,	, 2	teosu	Fig. 3	200	_	_	200	_		200	-	_	ns
Peripheral Data Hold Time	Port 1,	. 2	t _{PDH}	Fig. 3	200	_	-	200	_		200	-	-	กร
Delay Time, Enal tive Transition to pheral Data Valid	Peri-	Port 1, 2*	t _{PWD}	Fig. 4	-	_	300	_	_	300	_	_	300	ns

^{*} Except Pai




TIMER, SCI TIMING

ltem	Symbol	Test Con-	HD6303R		HD63A03R			HD63B03R			Unit	
rtein	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2.0	_	_	2.0	_	_	2.0	_	_	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	trop	Fig. 5	_	-	400	-	_	400	-	-	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_	_	2.0	+	_	2.0	_	_	t _{cyc}
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	_	0.6	0.4	_	0.6	0.4	_	0.6	tscyc

MODE PROGRAMMING

Item	Symbol	Test Con-	Н	D630	3R	Н	D63A	03R	н	D63B	03R	Unit
T(e)		dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWASTL		3	_	_	3	-	-	3	-	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 6	2	-	_	2	_	_	2	-	_	teye
Mode Programming Hold Time	^t mph		150	_	-	150	-		150	_	-	ns



OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

www.chipdocs.com




Figure 2 Non-Multiplexed Bus Timing




Figure 3 Port Data Set-up and Hold Times (MPU Read)





Figure 5 Timer Output Timing



Note) Port 2: Except P₂₁
Figure 4 Port Data Delay Times (MPU Write)




Figure 6 Mode Programming Timing




Figure 7 Bus Timing Test Loads (TTL Load)




Figure 9 Reset Timing

FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$, 3 to 6V can be used for low speed operation ($100 \sim 500 \text{ kHz}$).

XTAL, EXTAL

These two pins are connected with parallel resonant funda-

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide-by-4 circuitry is included. An example of the crystal interface is shown in Fig. 10. EXTAL accepts an external clock input of duty 45% to 55% to drive. For external clock, XTAL pin should be open. The crystal and capacitors should be mounted as close as possible to the pins.

(C) HITACHI

Hitachi America, Ltd. ◆ Hitachi Plaza ◆ 2000 Sierra Point Pkwy. ◆ Brisbane, CA 94005-1819 ◆ (415) 589-8300

AT Cut Parallel Resonance Crystal $C_0 = 7 \text{ pF max}$ $R_s = 60 \Omega \text{ max}$ XTAL $C_{L1} = C_{L2} = 10 - 22 \text{pF} \cdot 20\%$ (3.2 - 8M Hz)

Figure 10 Crystal Interface

Standby (STBY)

This pin is used to place the MPU in the standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to Vss or Vcc and the MPU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

• Reset (RES)

This input is used to reset the MPU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MPU can not be reset without clock. To reset the MPU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "high-impedance" and it continues while RES is "Low". If RES goes to "High", CPU does the following.

- I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses. \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts \overline{IRQ}_1 and \overline{IRQ}_2 , clear it before those are used.

● Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF capacitance.

Non Maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

● Interrupt Request (IRQ1)

This level sensitive input requests a maskable interrupt sequence. When IRQ1 goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

	Vec	tor	Interrupt
ighest	MSB	L\$8	
iority	FFFE	FFFF	AES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFFB	FFF9	IRO, (or ISO)
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compere)
	FFF2	FFF3	TOF (Timer Overflow)
owest	EFFO	FFF1	SCI (RDRF + ORFE + TDRE)

Priority

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and loads the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precedes the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

● Read/Write (R/W)

This TTL compatible output signals peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF capacitance.

Address Strobe (AS)

In the multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at $D_0/A_0 \sim D_7/A_7$. The 8-bit latch is controlled by address strobe as shown in Figure 15. Thereby, $D_0/A_0 \sim D_7/A_7$ can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address is accessed.

PORTS

There are two I/O ports on HD6303R MPU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for

OHITACHI

an input.

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

 Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MPU has been reset, all I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines (Ao \sim A7), which can drive one TTL load and 30 pF capacitance.

• I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MPU has been reset, I/O lines are configured as inputs. These pins on Port 2 ($P_{20} \sim P_{22}$ of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{21}) is the only pin restricted to data input or Timer output.

BUS

D₀/A₀ ~ D₁/A₁

This TTL compatible three-state buffer can drive one TTL load and 90 pF capacitance.

Non Multiplexed Mode

In this mode, these pins become only data bus (D0 \simeq D7). Multiplexed Mode

These pins becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is "High" when the address is on the pins.


A₈ ~ A₁₅

Each line is TTL compatible and can drive one TTL load and 90 pF capacitance. After reset, these pins become output for upper order address lines ($A_8 \simeq A_{15}$).

■ MODE SELECTION

The operation mode after the reset must be determined by the user wiring the P20, P21, and P22 externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when RES goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Figure 11. The HD14053B is used to separate the peripheral device from the MPU during reset, It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode, (2) Non Multiplexed Mode.

Multiplexed Mode

The data bus and the lower order address bus are multiplexed in the $D_0/A_0 \sim D_7/A_7$ and can be separated by the Address Strobe

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O.

Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no address latch. $D_0/A_0\sim D_7/A_7$ become a data bus and Port 1 becomes $A_0\sim A_7$ address bus.

In this mode, the HD6303R is expandable up to 65k bytes with no address latch.

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in $D_0/A_0 \sim D_7/A_7$ in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.




Figure 11 Recommended Circuit for Mode Selection




Figure 12 HD14053B Multiplexers/De-Multiplexers




Figure 13 HD6303R MPU Multiplexed Mode

Figure 14 HD6303R MPU Non Multiplexed Mode

(1) HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 15 Latch Connection

Table 3 Mode Selection

Operating Mode	P ₂₀	P21	P22
Multiplexed Mode	L	Н	L
muniplexed Mode	L	L	Н

L: logic "0" H: logic "1"

■ MEMORY MAP

The MPU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the CPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00.
Port 2 Data Direction Register**	01
Port 1 Data Register	02*
Port 2 Data Register	03
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	OC.
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	OE.
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Non Multiplexed Mode
- ** 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

www.chipdocs.com

PROGRAMMABLE TIMER

The HD6303R contains 16-bit programmable timer which may measure input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- an 8-bit control and status register
 - · a 16-bit free running counter
 - · a 16-bit output compare register
 - · a 16-bit input capture register

A block diagram of the timer is shown in Figure 17.




Figure 17 Programmable Timer Block Diagram

Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 18.

To write to the counter can disturb serial operations, so it should be inhibited during using the SCI. If external clock mode is used for SCI, this will not disturb serial operations.



(5AF3 written to the counter)

Figure 18 Counter Write Timing

Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1, When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex.STD) must be used.

Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter captured when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8-bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ2). If the I-bit in Condition Code Register has been cleared, a prior vectored address occurs corresponding to each flag. A description of each bit is as follows.

Timer Control / Status Register



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-

♠ HITACHI

pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

- Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.

 When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low"-to-"High" transition).
- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by a CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by a CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by a CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6303R contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both of transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MPU is reenabled (or "waked-up") by the next message.

Programmable Options

The HD6303R has the following programmable features.

- data format; standard mark/space (NRZ)
- · clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- · wake-up feature; enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port
 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:


- · an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS Register are explained below.

Transmit / Receive Control Status Register



Bit 0 WU (Wake Up); Set by software and cleared by hardware

- on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.

 Bit 1 TE (Transmit Enable): This bit enables transmitter. When
- Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data. If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set, TDRE (bit 5) causes an IRQ2 interrupt. When cleared, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an IRQ2 interrupt. When cleared, this interrupt is masked.

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the re-

ceiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.




Table 5 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4 9152MHz
SS1	SSO	E	614.4 kHz	1.0 MHz	1 2288MHz
		E ÷ 16	26 µs/38,400 Baud	16 µs/62,500 Baud	13 µs/76,800Bau
0	0	E ÷ 128	208us/4,800 Baud	128 µs/7812.5 Baud	104 2 us/ 9,600Bau
0	'	E ÷ 1024	1,67ms/600 Baud	1,024ms/976.6 Baud	833 3µs/ 1,2008au
1	0	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3 333ms/ 3008au

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 6 SCI Format and Clock Source Control

CC1:	CCO	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	-	_		_
0	1	NRZ	Internal	Not Used ***	••	
1	0	NRZ	Internal	Output*	••	
1	1	NRZ	External	input	••	i

Clock output is available regardless of values for bits RE and TE.

*** This pin can be used as I/O port

Transfer Rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions:

· Bauds rate ·data format · clock source

·Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0) Speed Select Bit I SS1

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 5 lists the available Baud Rates.

> Bit2 CC0] Clock Control/Format Select Bit 3 CC1

They control the data format and the clock select logic. Table 6 defines the bit field.

Internally Generated Clock

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted.

- ·CC1, CC0 must be set to "10".
- The maximum clock rate must be E/16.
- · The clock rate is equal to the bit rate.
- . The values of RE and TE have no effect.

Externally Generated Clock

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted.

- The CC1, CC0 must be set to "11" (See Table 6).
- The external clock must be set to 8 times of the desired baud rate.
- The maximum external clock frequency is E/2 clock.

Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

- Writing the desired operation control bits of the Rate and Mode Control Register.
- *Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s, Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists.

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time. TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit). the system assumes a framing error and the ORFE is set.

If the tenth bit is "I", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used.

Bit 1 Not used

Bit 2 Not used.

(1) HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Bit 3 is used for serial input if RE = "1" in TRCS Bit 4 is used for serial output if TE = "1" in TRCS

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable (RAME).

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Power Bit (STBY PWR)

This bit can be read or written by the user program. It is cleared when the V_{CC} voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "I", the data of the RAM is retained during stand-by and it is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6303R has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- CPU programming model (See Fig. 20)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 7)
- · New instructions
- Index register and stack manipulation instructions (See Table 8)
- · Jump and branch instructions (See Table 9)
- •Condition code register manipulation instructions (See Table 10)
- · Op-code map (See Table 11)
- · Cycle-by-cycle operation (See Table 12)

• CPU Programming Model

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 20 CPU Programming Model

CPU Addressing Modes

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for

every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds.

Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.

(HITACHI

Table 7 Accumulator, Memory Manipulation Instructions

O	Manageria						Ac	kdres	sing	Мо	des								Con		gist	Co	ie
Operations	Mnemonic	IN	ME	D	Di	RE	СТ	11	NDE	X	EX	TE	ND	IM	PLI	ΕD	Boolean/ Arithmetic Operation	5	4	3	-	_	0
		OP	- -	*	OP	-	#	OP	-		ОР	-	*	OP	-			н	1	N	z	v	c
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3	1	+	┿	A+M-A	+		1	1	+;	1
	ADDB	ÇB	2	2	DB	3	2	EB	4	2	FB	4	13	_	†	1	B + M → B	+;	•	1:	-	_	1:
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3	1	+	†	A · B + M : M + 1 - A · B	+	١.	1	<u> </u>	+	1
Add Accumulators	ABA	+	T	+	†	t	+	†-	+	$^{+}$	+-	+	╁	18	ti	1	A+B → A	1	•	1	_		1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	89	4	3	T	†		A + M + C - A	1		i	-	+-	1:
	ADC8	C9	2	2	D9	3	2	€9	4	2	F9	4	3	1	t		B + M + C → B	1	•	1	+	+-	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3	† –	Т	1	A·M → A	•		i.	1	+	÷
1	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3	†	T	†	B·M → B	1.		1	1:	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3	_	+	+	A·M	•	•	1	†	R	-
	BITB	C5	2	2	D5	3	2	E5	4	+	F5	4	3	_	t	†	В·М	+-		1	1	R	
Clear	CLR		1	t –	t		†	6F	5	2	7F	5	3	†—	$^{+}$	+	00 → M	+	•	R	s	В	R
ľ	CLRA	1	+	1	<u> </u>	┢	$^{+}$	+-	+-	†-		Ť	+	4F	1	1	00 → A	•	•	R	s	R	R
Ì	CLRB	1			T	Т	†	1	T	†	T	T	+	5F	Ť	1	00 → B	+		A	S	R	R
Compare	CMPA	81	2	2	91	3	2	Al	4	2	81	4	3	1	Ť	+	A - M	+-		1	1	1	:
	СМРВ	C1	2	2	Di	3	2	E1	4	2	F1	4	3	1	 -	†	B - M	•		:	1	ŀ	÷
Compare Accumulators	CEA				\vdash		T	T	1	Ť	t	-	Ť	11	1	1	A - B	1.			;	1	:
Complement, 1's	СОМ	T	 	-		\vdash	t	63	6	2	73	6	3	-	\vdash	+-	Ñ → M	+		1	1	A	s
[COMA		\vdash			-	1-	1		+	t —	t	十	43	1	†	Ā → Ā	•		1	Ť	A	S
	COMB	T				_	1			1	1			53	1	1	B → 8	•	•	1	÷	R	s
Complement, 2's	NEG	1	†-		_		+	60	6	2	70	6	3	-	H	+	00 - M → M	+	•	:	:	1	2
(Negate)	NEGA							1		<u> </u>			†	40	1	1	00 - A - A	•	•	÷	i	Œ,	(2)
	NEGB	1				_	1		-	t		\vdash	1-	50	1	1	00 - B → B	+-	•	i	;	60	3,
Decimal Adjust, A	DAA							_				-	T	19	2	1	Converts binary add of BCD characters into BCD format	•	•	;	i.	1	(3)
Decrement	DEC	†	Ħ		-	_	†-	6A	6	2	7A	6	3	H	-	╁	M - 1 → M	+-	-	1	;	100	
1	DECA	1	Н	Н			\vdash	-	Ť	-		-	Ŀ	4A	1	1	A - 1 → A	+-		÷	:	(0)	-
<u> </u>	DECB	1						\vdash		\vdash	\vdash	\vdash	-	5A	H	1	8 - 1 → 8	+		:	:	(-
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3	<u> </u>	H	H	A ⊕ M → A	† :	-	÷	:	R	÷
ļ ·	EORB	C8		-	08	3	2	€8	4	2	F8	4	3		\vdash	-	B ⊕ M→ B	1		÷	_	R	÷
Increment	INC	+	-	╌┤		<u> </u>	Ē	6C	6	2	7C	6	3			-	M+1 → M	-		1	1	-	:
· · · · · · · · · · · · · · · · · · ·	INCA	†		-		_	-	-	<u> </u>	۰		Ŭ	Н	4C	,	,	A+1 → A	1.	-	-	1	3	•
-	INCB	 					Н			-			Н	5C		;	B + 1 - B		\exists	1	-	(3)	÷
Load	LDAA	86	2	2	96	3	2	A6	4	2	86	4	3	30	Ŀ.	<u> </u>	M - A			_	<u> </u>	B	_
Accumulator	LDAB	C6	_	2	D6	3	2	E6	4	2	F6	4	3	-			M → B		•	:	1	R	•
Loed Double Accumulator	LOD	СС		_	DC	4	2	EC	5	2	FC	5	3		_		M+1→8,M→A	ŀ	•	:	1	R	•
Multiply Unsigned	MUL			-			H		\dashv	\vdash		-		3D	7	1	A x B - A 8		•	•	•		<u> </u>
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	-	-	i i	A+M + A			_			<u>o</u>
-	ORAB	CA			DA	3	2	EA	4	2	FA		3	\rightarrow		-	B + M → B		•	4	1	R	•
ush Data	PSHA	<u> </u>	-	-	-	-	-	-		-	-	-		36	-		A → Msp. SP - 1 → SP	1		-	1	R	•
-	PSHB		\dashv	-+	-	\dashv		-		\dashv	+	\dashv	\rightarrow	+	4	;		-	-	•	•	•	•_
ull Date	PULA		-		-+	-	+			\dashv		-+					B → Map, SP ~ 1 → SP	1-1	-	•	•	•	<u>•</u>
	PULB	-	\dashv	+	\rightarrow	+	-			\dashv		-			3	1	SP + 1 → SP, Map → A	+	-	•	•	•	•
Rotate Left	ROL	1	_	-+	\dashv	-+	-+	69	6	2	79	6	,	33	٠,	1	SP + 1 → SP, Map → B		-	•	•	۰	•
-	ROLA		+	\dashv	\rightarrow	-	+	29	-	4	/8	•	3	40	٠ŀ	귀	M [[] (] (] (] (] (] (] (] (] (!	4	0	1
<u> </u>	ROLB	-	+	+	-+	+	-			-		4	-+		1	1	*} ~ [\vdash	-	_			:
Rotate Right	ROR	-	-+	+	-+	-				- 1	76	_		59	1	1						1	<u>: </u>
	non		- (- 1	- 1		- 1	66	6	2	76	6 I	3 1	- 1		- 1	W	i • i	• T	ŧΤ	П	(D)	1
-	RORA		_				1		- †	- +		-1	-+	46	1	7		\rightarrow	_	-	;		:

Note) Condition Code Register will be explained in Note of Table 10.

(to be continued)



www.chipdocs.com

Table 7 Accumulator, Memory Manipulation Instructions

		T				,	\dd	ressi	ng M	lode	s							٥	ond F	tegi	ste	-	_
Operations	Mnemonic	IMI	46 0	. T	DIR	EC.	Ť	INI	DEX	: 1	EXT	EN	0	IMF	LIE	0	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~		OP	-	*	OP	~	*	OP.	-	*	OP	~	#		Ŧ	Щ	4	z	v	c
Shift Left	ASL	 	П					68	6	2	78	6	3				M ₁	•	•	‡	_	0	!
Arithmetic	ASLA	1												48	1	1]v} Ö•GIIIIII	•	•	•	:	9	1_
	ASLB		П									I_{-}		58	1	1	6) 6 6/	•	•	3	1	0	1
Double Shift Left, Arithmetic	ASLD													05	1	ľ	C A7 A00 87 80	•	•	1	L	©	L
Shift Right	ASR	1						67	6	2	77	6	3	L		L	M	•		1	1	6	
Arithmetic	ASRA	† -		П			1						Ι.	47	1	1]*/ -Cmmm	•	•	1	:	(6)	
	ASRB	1	<u> </u>						L		<u> </u>	L	L	57	ŀ	١		•	•	;	1	6	
Shift Right	LSR	1		Г				64	6	2	74	6	3	ļ	L	1	M	•	•	R	+	6	
Logical	LSRA					Г	Π			Ι		L		44	1	1]^\0+[]-[]-[]-[]-[]-[]-[]-[]-[]-[]-[]-[]-[]-[•		R	+		
	LSRB	1	T				I					I	Ĺ	54	1	1			•	R	1	6	4
Double Shift Right Logical	LSRD						Ī							04	,	١	0-A7 A0 B7 80 C	•	•	A	1	1	1
Store	STAA		1	T	97	3	2	A7	4	2	87	4	3	_		_	A → M	•	+	1	+	-	4
Accumulator	STAB	1		Π	D7	3	2	E 7	4	2	F7	4	3		1	↓	B → M	•	•	1:	:	+-	+
Store Double Accumulator	STD				DO	4	2	EO	5	2	FD	5	3	-	L		A M B M + 1	•	+-	1	+	+	+
Subtract	SUBA	80	2	2	90	3	2	AO	4	2	80	-	3	\perp	4	1	A - M - A	•	-	٠,	+	-+-	-
	SUBB	00	2	2	DO	3	2	EO	+-	2	FO	+	3		┵	4	B - M → B	•	+	+-	-	-	-
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	83	5	3	↓	\perp	1	A: B = M: M + 1 → A: B	•	╀	+	+	+	+
Subtract Accumulators	SBA												1	10	_!	1		•	4	4	-	4	4
Subtract	SBCA	82	2	2	92	3	2		_		82	- 1		+-	┵	4	A - M - C - A	•	-	-∔:	-	-	_
With Carry	SBCB	C2	2	[2	D2	3	2	₹2	4	2	F2	4	3	+-	\perp	4	B - M - C → B	+	-	+	-	-+-	H
Trensfer	TAB	\perp	Ι	I	L	1	1	1	4	1	┿-	1	+	16	-	-	1 A → B	+	-	+	-+-	-	-
Accumulators	TBA		\perp	┶	↓-	\perp	\perp	\bot	+	+	+	+	+	17	1	1	1 B A		+	+	-	-	R
Test Zero or	TST		\downarrow	4-	\perp	\perp	1	60	4	2	70	14	13	+ -	+	+	M - 00	+	+	+	+		R
Minus	TSTA		\perp	1	1.	\bot	1	4	1	\downarrow	\perp	4	4	40	+	-+	1 A - 00	-	-	-+	-	- 4	R
	TSTE	_[_	\perp	1	1	1_	\perp	\perp	4	\perp	4.	4	-	50	1	1	1 B - 00	-+	-+-	-+	-	-	R
And Immediate	AIM		\perp	1	71	1 6	-	3 6	-	-+-	3	\perp	4	1_	4	4	M-IMM-M	-+-	• •	-+-	-	•	
OR Immediate	OIM		Ι	\perp	72	2 6	3 :	3 6	2 7	+	-	4	4	_	4	_	M+IMM→M	+	•	+	+	\rightarrow	R
EOR Immediate	EIM		Τ	L	7!	5 6	3	3 6	5 7	1 :	3	\perp	_	\perp	\downarrow	4	M⊕IMM→M	-	• •	-	-	·+	R
Test Immediate	TIM		T	T	71	B 4	•	3 6	B :	s [:	3		-	1		- }	M-IMM	Ŀ	•	• 🔟	: [1	R

Note) Condition Code Register will be explained in Note of Table 10.

(1) HITACHI

New Instructions

In addition to the HD6801 Instruction Set, the HD6303R has the following new instructions:

 $AIM - \cdots (M) \cdot (IMM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM-\cdots(M)+(IMM)\rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM \cdots (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the memory, places the result in the memory.

 $TIM---(M) \cdot (IMM)$

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

 $XGDX--(ACCD) \leftrightarrow (IX)$

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 8 Index Register, Stack Manipulation Instructions

ion C			С	Boolean/							des	Мо	ng	ressi	Add					L		Pointer Operations
2	_	_	5			E D	PLI	IM	1D	TEN	EX	×	DE	IN	T	REC	OII	>	ME	IM	Mnemonic	rointer Operations
Z.	_		_	1	1	T#	T~	OP		[-	OP	*	-	OP.	*	[~	OP	*	~	QΡ		
++++	Ť	_	•	†	1,	1	1		3	5	BC	2	5	AC	2	4	9C	3	3	8C	CPX	Compare Index Reg
+:+	÷	-	+		1	1	t۱	09	Τ.	-	-					 			_		DEX	Decrement Index Reg
+:+			4	t	4	١,	1	34	†	1						1					DES	Decrement Stack Pntr
+.+	-	-	4		٠.	1	1	08	<u> </u>	✝											INX	Increment Index Reg
+:+:	÷		4			+	ti	31		† • • •			H		1			-			INS	Increment Stack Potr
+ +	Ľ	•	4	 	1	+-	+	-	3	5	FE	2	5	EE	2	4	DE	3	3	CE	LDX	Load Index Reg
+ +	_		4			+-	†		3	5	B€	$\overline{}$	5	ΑE	2	4	9E	3	3	8E	LDS	Load Stack Potr
-	-	•	-+	-		✝			3	5	FF	2	5	ΕF	2	4	DF	T			STX	Store Index Reg
	(T)		+			+-	† –	_	3	5	ÐF	2	5	AF	2	4	9F				STS	Store Stack Potr
 	•		+			+,-	1	35		-			1	-	-	\neg		T			TXS	Index Reg → Stack Potr
+:+;	÷		+		1.	1	1	30	 	Н		-			-1		-	_	\neg		TSX	Stack Patr - Index Reg
+	÷	-	4		<u>_</u>	╁	Ť	3A	-	Н		- 1		-+		Н					ABX	Add
+-+	÷	-	+		1-	Τ.	<u>.</u>	3C		\vdash		-+	+	_†	-+			┪			PSHX	Push Data
171	•	٠,	1	$X_H \rightarrow M_{BD}$, $SP = 1 \rightarrow SP$		ľ	i	-				-			i	ļ			Ī			
╁╅.	_		+			1	4	38	-+			†	+	-	+	7		1			PULX	Pull Date
	•	٦	1	SP + 1 - SP M - V	5	ľ	~	-5				-			ı							
١.,	_	4	1		1	 	-	10	\vdash	\dashv		-+	-+	\dashv	\dashv	-+	-	-+	_		XGDX	xchange
	•	•	1	SP + 1 → SP, M _{ap} → X _L ACCDIX	1	1	2	18					1	1							XGDX	Exchange

Note) Condition Code Register will be explained in Note of Table 10.

Table 9 Jump, Branch Instruction

							Ad	dress	ng l	Mod	es							Ľ			on (•
Operations	Mnemonic	REL	ATI	VE	DIF	EC	т	IN	DEX		EXT	EN		IMP	LIE	D	Branch Test		4	3	2	١	0
		OP	~	*	OP	~	#	OP	~]	*	OP	~		OP	~	*		H	1	2	_	٧	9
Brench Always	BRA	20	3	7								Ш			_		None		•	•	٠	•	ŀ
Branch Never	BRN	21	3	2									\Box		_		None	1.	•	•	•	•	Ł
Branch If Carry Clear	BCC	24	3	2			Ĺ.,										C = 0		•	•	•	•	ŀ.
Branch If Carry Set	BC\$	25	3	2									Ш				C * 1	1.	•	-	⊷		ť
Branch If = Zero	BEQ	27	3	2			L_	1	_	-	L			ļ			Z • 1		•	•	•	-	ť
Branch If ≥ Zero	BGE	2C	3	2	L		L		. 4	_		ļ.,,	L	_			N ⊕ V • 0	•	•	•	•	:	Ł
Branch If > Zero	BGT	2€	3	2	1 :		Ĺ					L.					Z + (N ⊕ V) - 0	1.	•	•	•	Ľ.	Ł
Branch If Higher	BHI	22	3	2								_	<u> </u>				C+Z=0	1.	•	•	•	•	ł
Branch If < Zero	BLE	2F	3	2	Ţ		I				ĺ	İ	l.				Z + (N @ V) = 1	1.	•	•	•	ŀ	ļ
Branch If Lower Or Serne	BLS	23	3	2													C + Z = 1	•	•	•	•	•	1
Branch If < Zero	BLT	2D	3	2	Ι		Ι.	<u> </u>				<u> </u>	L			Ĺ	N 🏵 V - 1		•	ŀ		•	1
Brench If Minus	BMI	28	3	2	T		I	Ι	أإ		L.,	L_	١.,				N = 1	•	•	•	•	•	4
Branch If Not Equal Zero	BNE	26	3	2									L				Z • 0	•	•	ŀ	•	•	1
Branch If Overflow Cleer	BVC	28	3	2													V-0	•	•	•	•	•	+
Branch If Overflow Set	BVS	29	3	2	Ι				L.,	<u>L</u>	ļ	ļ_	↓.		1		V - 1	- •	·	•	•	<u>٠</u>	t
Branch If Plus	BPL	2A	3	2		<u> </u>		<u>L</u>		_	L	<u> </u>	1	L	ļ		N-0	•	+-		•	*	4
Branch To Subroutine	BSR	80	5	2		I		I .	I		L.,	1_	L		_	L_		•	1		•	•	4
Jump	JMP	1	T	T	Ī	I	T	6E	1	1 -	Ι	1-	3	_	ļ	ļ		•	+				-4
Jump To Subroutine	JSR	1		T	9D	5	[2	AD	5	2	BD	6]3	Ļ	1_	L.			1.	1.		!	4
No Operation	NOP			T										01	1	1	Advances Prog. Cntr. Only	•	•	<u> </u> •	•	•	
Return From Interrupt	RTI				Γ	Γ			L			1	L	38	10	1	1	-	T	_ T	1	T	_
Return From Subroutine	ATS		Γ						_	L				39	5	1		•	5	•	1	•	_
Software Interrupt	SWI	\perp	L	\perp	I^{-}	L	L	↓-	L	L	\perp	\perp	1	-	12	+	1	•	-			Ŧ.	-
Wait for Interrupt*	WAI		1		1_	L	L	1.		L		\perp	\perp	3E	9	1		•	1,2	4	+	٦.	-
Sleep	SLP	T	I	Τ	\perp	Г	\mathbf{I}		L	1	1_	┸	Т.	[1A	14	<u> </u>	<u> </u>	•	1.	•	•	T.	L

Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 10.

(b) HITACHI

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingf	Viodes		С	ondit	ion C	ode	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	To
		OP	-			H	1	N	Z	V	C
Clear Carry	CLC	ос	1] •]	0 → C	•	•	•	•	•	R
Clear Interrupt Mesk	CLI	0E	1	1	0 - 1	•	R	•	•	•	1.
Clear Overflow	CLV	0A	1	1	0 - V	•	•	•	•	R	•
Set Carry	SEC	OD	1	1	1 - C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	1	1	1 - 1	•	s	•	•	•	1.
Set Overflow	SEV	QB	1	1	1 → V	•	•	•	•	s	١.
Accumulator A - CCR	TAP	06	1	,	A- CCR			6	-	<u> </u>	
CCR → Accumulator A	TPA	07	1	1	CCR - A						1

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

Test: Result = 10000000? (Bit V)

(Bit C) Test: Result + 00000000?

Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set)

(Bit V) Test: Operand = 10000000 prior to execution? (Bit V) Test: Operand = 01111111 prior to execution?

Test: Set equal to N⊕C=1 after the execution of instructions (Bit V)

(Bit N) Test: Result less than zero? (Bit 15=1)

(All Bit) Load Condition Code Register from Stack

(Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state

(All Bit) Set according to the contents of Accumulator A.

(Bit C) Result of Multiplication Bit 7=1 of ACCB?

[NOTE 2] CLI instruction and interrupt.

If interrupt mask-bit is set (I="1") and interrupt is requested ($IRQ_1 = "0"$ or $IRQ_2 = "0"$),

and then CLI instruction is executed, the CPU responds as follows.

The next instruction of CLI is one-machine cycle instruction.
Subsequent two instructions are executed before the interrupt is responded.

That is, the next and the next of the next instruction are executed.

The next instruction of CLI is two-machine cycle for morel instruction.
Only the next instruction is executed and then the CPU jump to the interrupt routine.

Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 11 OP-Code Map

O		i				ACC	ACC	IND	EXT	ī	ACCA	or SP			ACC	3 or X	_	
COL		ļ		-			В		DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
_	41	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	_
0	\geq	0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F	_
0000	0		SBA	BRA	TSX		N	EG				4	S	UB		·		_
0001	1	NOP	CBA	BRN	INS			A	IM					MP				-
010	2			Вн	PULA			О	IM				S	BC				
10 11	3			BLS	PULB		CC	M			SU	8 D		-	AD.	DD		-
100	4	LSAD		BCC	DE\$		LS	SR					AI	ND.				
101	5	ASLD		BCS	TXS			£1	M					iT				-
1110	6	TAP	TAB	BNE	PSHA		RO)R)A				-
111	7	TPA	TBA	BEQ	PSHB		AS	SR				STA				STA		-
000	8	INX	XGDX	BVÇ	PULX	-	AS	SL .		<i>~</i>		. ==:::	E)R				
001	9	DEX	DAA	8VS	RTS		RC)L										
010	A	CLV	SLP	BPL	ABX		DE	C										
011	8	SEV	ABA	BMI	RTI			TI					A.C					_
100	Ç	CLC		BGE	PSHX		iÑ				CF	×			LD	- ··		_
101	D	SEC		BLT	MUL		TS		+	BSR		JSR				STD		_
110	E	CLI		BGT	WAI '			JN	AP .		L C				LD			. 4
111	F	SEI		BLE	SWI	ط ـ م	ct					STS				STX		. 4
	1	0		2	3	T			+		9	A	В	$-\frac{1}{c}$	D	E	F	4

UNDEFINED OF CODE



^{*} Only for instructions of AIM, OIM, EIM, TIM

Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6303R uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/\overline{W} status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

Address M		Cycles	Cycle #	Address Bus	R∙W	Data Bus
Instructi	ons	<u> </u>				
MMEDIATE						
ADC A	DD		1	Op Code Address + 1	1	Operand Data
AND BI	T	Į.	2	Op Code Address + 2	1	Next Op Code
	R	2			1	
•	RA					
	JB		!		. 1	
	X	-	1 1	Op Code Address + 1	1	Operand Data (MSB)
	os	3	2	Op Code Address + 2	1	Operand Data (LSB)
	JBD	1	3	Op Code Address+3	1	Next Op Code
			<u> </u>			
DIRECT						Address of Operand (LSB)
ADC A	DD		1	Op Code Address + 1	1	
AND B	ΙT		2	Address of Operand	1 1	Operand Data
CMP E	OR	3	3	Op Code Address+2	1	Next Op Code
LDA O	RA	1	Ì	1	1	
SBC S	UB			l		
STA		1 –	1	Op Code Address + 1	1	Destination Address
		1 3	2	Destination Address	0	Accumulator Data
			3	Op Code Address + 2	1	Next Op Code
ADDD C	PX	- 1	1	Op Code Address+1	1	Address of Operand (LSB)
LDD L	DS	. 4	2	Address of Operand	1	Operand Data (MSB)
LDX S	UBD	4	3	Address of Operand + 1	1	Operand Data (LSB)
		Ì	4	Op Code Address+2	1 1	Next Op Code
STD S	TS		1	Op Code Address + 1	1	Destination Address (LSB)
STX		4	2	Destination Address	0	Register Data (MSB)
		4	3	Destination Address + 1	0	Register Data (LSB)
			4	Op Code Address + 2	1 1	Next Op Code
JSR		1	1	Op Code Address+1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
		İ	4	Stack Pointer – 1	0	Return Address (MSB)
			5	Jump Address	1	First Subroutine Op Code
TIM		1	1	Op Code Address + 1	Ĭ	Immediate Data
		4	2	Op Code Address + 2	1	Address of Operand (LSB
		4	3	Address of Operand	1	Operand Data
		1	4	Op Code Address+3	1	Next Op Code
AIM I	EIM	1	1	Op Code Address + 1	1	Immediate Data
OIM			2	Op Code Address + 2	1 1	Address of Operand (LSB
•		1	3	Address of Operand	1	Operand Data
		6	4	FFFF	. 1	Restart Address (LSB)
		İ	5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code

- Continued -



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R W	Data Bus
INDEXED					
JMP		1	Op Code Address + 1	1	Offset
	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routin
ADC ADD		1	Op Code Address + 1	1 1 "	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR	4	3	IX+Offset	1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	Next Op Code
SBC SUB					•
TST					
STA		1 "	Op Code Address + 1	1 1	Offset
	4	2	FFFF	1	Restart Address (LSB)
	: 7	3	IX + Offset	0	Accumulator Data
		4	Op Code Address + 2	1	Next Op Code
ADDD		1	Op Code Address + 1	1 1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	Operand Data (MSB)
SUBD		4	IX + Offset + 1	1 1	Operand Data (LSB)
<u> </u>		5	Op Code Address + 2	1 1	Next Op Code
STD STS	:	1	Op Code Address + 1	1	Offset
STX	_	2	FFFF	1 1	Restart Address (LSB)
	5	3	IX + Offset	0	Register Data (MSB)
	:	4	IX+Offset+1	0	Register Data (LSB)
100	L	5	Op Code Address + 2	11	Next Op Code
JSR		1	Op Code Address + 1	1	Offset
	_	2	FFFF	1 1	Restart Address (LSB)
	5	3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
ACI ACD		5	IX+Offset	1 1	First Subroutine Op Code
ASL ASR COM DEC	!	1	Op Code Address+1	1 1	Offset
INC LSR		2	FFFF	1	Restart Address (LSB)
NEG ROL	6	3	X + Offset	1	Operand Data
ROR	!	5		1 1	Restart Address (LSB)
HOH		6	IX + Offset	0	New Operand Data
TIM		1	Op Code Address + 2 Op Code Address + 1	$-\frac{1}{1}$	Next Op Code
11141	;	2	Op Code Address + 2	1	Immediate Data
	5	3	FFFF	'	Offset
		4	IX + Offset	;	Restart Address (LSB) Operand Data
		5	Op Code Address + 3	1	Next Op Code
CLR		$\frac{3}{1}$	Op Code Address + 1	+ ' +	Offset
	! !	2	FFFF	1	Restart Address (LSB)
	5	3	IX + Offset		Operand Data
	_ ;	4	IX + Offset	0	Operand Data
		5	Op Code Address + 2	1	Next Op Code
AIM EIM		1	Op Code Address + 1		Immediate Data
OIM		2	Op Code Address + 2	1	Offset
		3	FFFF	1	Restart Address (LSB)
	7	4	IX + Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX + Offset	0	New Operand Data
		7	Op Code Address + 3	1	Next Op Code

- Continued -



www.chipdocs.com

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode &	Cycles	Cycle	Address Bus	₽₩	Data Bus
Instructions		#			
EXTEND					
JMP	1	1	Op Code Address + 1	1 1	Jump Address (MSB)
JMP	3	2	Op Code Address + 2	1 1	Jump Address (LSB)
	"	3	Jump Address	1 1	Next Op Code
ADC ADD TST	·	1	Op Code Address + 1	1 1	Address of Operand (MSB)
AND BIT		2	Op Code Address + 2	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	Operand Data
LDA ORA		4	Op Code Address+3	1	Next Op Code
SBC SUB		-)		· ·
STA SUB		1	Op Code Address + 1	1	Destination Address (MSB)
SIA		2	Op Code Address + 2	1	Destination Address (LSB)
	4	3	Destination Address	0	Accumulator Data
		4	Op Code Address + 3	1	Next Op Code
ADDD	 	1	Op Code Address + 1	1 1	Address of Operand (MSB)
CPX LDD		2	Op Code Address + 2	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD		4	Address of Operand + 1	1	Operand Data (LSB)
3000		5	Op Code Address+3	1	Next Op Code
STD STS		1 7	Op Code Address + 1	1	Destination Address (MSB)
STX		2	Op Code Address+2	1	Destination Address (LSB)
317	5	3	Destination Address	0	Register Data (MSB)
	"	4	Destination Address + 1	0	Register Data (LSB)
		5	Op Code Address + 3	1	Next Op Code
JSR		1	Op Code Address + 1	1 7	Jump Address (MSB)
194		2	Op Code Address + 2	1	Jump Address (LSB)
		3	FFFF	1	Restart Address (LSB)
	6	4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer - 1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
ASL ASR		1-1	Op Code Address + 1	1	Address of Operand (MSB)
COM DEC		2	Op Code Address + 2	1	Address of Operand (LSB)
INC LSR	Ì	3	Address of Operand	1	Operand Data
NEG ROL	6	4	FFFF	1	Restart Address (LSB)
ROR		5	Address of Operand	0	New Operand Data
nun	1	6	Op Code Address + 3	1	Next Op Code
CLR	+	1	Op Code Address + 1	1	Address of Operand (MSB)
GLN		2	Op Code Address + 2	1	Address of Operand (LSB)
	5	3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
		5	On Code Address + 3	1	Next Op Code

- Continued -



Table 12 Cycle-by-Cycle Operation (Continued)

MPLIED	Addre	ss Mode &	Cycles	Cycle	Address Bus	R₩	0 . 0
ABA	Inst	tructions	Cycles	#	Address bus	H. VV	Data Bus
ASL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR 1 LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TAP TBA TAP TST TSX TXS DAA XGDX 2 1	IMPLIED						
ASIL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR 1 LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA XGDX 2 1 0 0p Code Address+1 1 Restart Address (LSB) PULA PULB 3 1 0p Code Address+1 1 Data from Stack FFFF 1 Restart Address (LSB) PSHA PSHB 1 0p Code Address+1 1 Next Op Code PFFF 1 Next Op Code Address+1 1 Next Op Code Restart Address (LSB) Accumulator Data PULX 1 0p Code Address+1 1 Next Op Code Restart Address (LSB) Accumulator Data A Dp Code Address+1 1 Next Op Code Restart Address (LSB) Accumulator Data A Dp Code Address+1 1 Next Op Code Restart Address (LSB) Accumulator Data A Dp Code Address+1 1 Next Op Code Restart Address (LSB) Accumulator Data A Dp Code Address+1 1 Next Op Code Restart Address (LSB) Accumulator Data A	ABA	ABX		1	Op Code Address + 1	1	Next Op Code
CLC	ASL	ASLD		1			1
CLM	ASR	CBA					
COM DEC DES DEX INC INS INX LSR LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TAP TBA TAP TST TSX	CLÇ	CLI					
DES	CLR	CLV	1				
INC	COM	DEC					1
INX	DES	DEX	1		}		ł
LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS TXS DAA XGDX 2 2 2 FFFF 1 Restart Address (LSB) Restart Address	INC	INS					i
ROR	INX	LSR	1 1		İ		
SBA SEC SEV TAB TAP TAB TAP TAB TAP TAB TAP TAB TAP TAB TAP TAB TAP TAB TAP TAB TAP TAB TAP TAB	LSRD	ROL					
SEI SEV TAB TAP TABA TAP TBA TAP TST TSX TXS	ROR	NOP					
TAB	SBA	SEC					
TBA	SEI	SEV				1	
TST TSX TXS TXS DAA XGDX 2 1 Op Code Address 1 1 Next Op Code Restart Address (LSB) PULA PULB 3 2 FFFF 1 Restart Address (LSB) Stack Pointer 1 Op Code Address 1 Next Op Code Restart Address (LSB) Data From Stack Stack Pointer 1 Next Op Code Restart Address (LSB) Accumulator Data Data Tom Stack Top Code Accumulator Data Data Tom Stack Top Code Accumulator Data Data Data Tom Stack Top Code Accumulator Data Data Tom Stack Top Code Accumulator Data Data Tom Stack Top Code Accumulator Data Data Tom Stack Top Code Accumulator Data Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Accumulator Data Tom Stack Top Code Top Code Address Top Code Top Cod	TAB	TAP				İ	
TXS	TBA	TPA	1				
DAA	TST	TSX	1 1				
PULA PULB 3 1 Op Code Address + 1 1 Next Op Code	TXS						
PULA PULB 3	DAA	XGDX	ft	1	Op Code Address + 1	1	Next On Code
PULA			2	2			'
PSHA PSHB 1 Restart Address (LSB)	PULA	PULB	† †	1	Op Code Address + 1		
PSHA PSHB			3	2			,
PSHA PSHB					Stack Pointer + 1		
A	PSHA	PSHB	1 1			1	
PULX				2	I .	1	
PULX			4		Stack Pointer	1	
PULX			1				
A	PULX		1 1				
Stack Pointer + 1			.	2		1 1	
Stack Pointer + 2			4	3	Stack Pointer + 1	1 .	
PSHX]	4	Stack Pointer + 2	1	
Stack Pointer	PSHX		!	1			
Stack Pointer				2	FFFF	1	•
## Stack Pointer—1			5	3	Stack Pointer	1	
Stack Pointer + 1 Next Op Code				4	Stack Pointer - 1		
## Decide Address 1				5	Op Code Address + 1	1	
Stack Pointer + 1 Restart Address (LSB)	RTS		† †	1	Op Code Address + 1	1 1	
Stack Pointer+1				2	FFFF	1	•
MUL Stack Pointer + 2 1 Return Address (LSB)			5	3	Stack Pointer + 1	1 1	, , ,
Solution Solution Solution Solution Solution				4	Stack Pointer + 2	1 1	
MUL 1				5	Return Address	1	
2	MUL			1			
3				2	FFFF	1	
7 4 FFFF 1 Restart Address (LSB) 5 FFFF 1 Restart Address (LSB) 6 FFFF 1 Restart Address (LSB)				3	FFFF	1 1	
5 FFFF 1 Restart Address (LSB) 6 FFFF 1 Restart Address (LSB)			7	4	FFFF		• • •
6 FFFF 1 Restart Address (LSB)				5 [FFFF		, ,
7			1	6	FFFF		
			,	7	FFFF		Restart Address (LSB)

- Continued -



www.chipdocs.com

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode &	Cycles	Cycle #	Address Bus	R/₩	Data Bus
Instructions	1	#			
MPLIED					
WAI	T	1	Op Code Address + 1	1	Next Op Code
****		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
	9	5	Stack Pointer - 2	0	Index Register (LSB)
	•	6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator, A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer 6	0	Conditional Code Register
RTI		1	Op Code Address + 1	1	Next Op Code
****		2	FFFF	1	Restart Address (LSB)
	1	3	Stack Pointer +1	1	Conditional Code Register
		4	Stack Pointer + 2	1	Accumulator B
		5	Stack Pointer + 3	1	Accumulator A
	10	6	Stack Pointer +4	1	Index Register (MSB)
		7	Stack Pointer +5	1	Index Register (LSB)
	· I	8	Stack Pointer +6	1	Return Address (MSB)
		9	Stack Pointer + 7	1	Return Address (LSB)
	-	10	Return Address	1	First Op Code of Return Routine
SWI		1	Op Code Address + 1	1	Next Op Code
3441		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
	1	5	Stack Pointer - 2	0	Index Register (LSB)
	Ì	6	Stack Pointer - 3	0	Index Register (MSB)
	12	7	Stack Pointer – 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
	1	9	Stack Pointer - 6	0	Conditional Code Register
	-	10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	Next Op Code
SLI		2	FFFF	1	Restart Address (LSB)
		•	FFFF		High Impedance-Non MPX Mod
					Address Bus - MPX Mode
	4	Sleep			
					1
		3	FFFF		Restart Address (LSB)
		4	Op Code Address + 1		Next Op Code

- Continued -

(b) HITACHI

Table 12 Cycle-by-Cycle Operation (Continued)

	ess Mode & tructions	Cycles	Cycle #	Address Bus	R.W	Data Bus
RELATI	/E					
BCC	BCS	1	1	Op Code Address + 1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	ВНІ	İ	•	Branch Address Test = "1"		First Op Code of Branch Routing
BLE	BLS	1	3	Op Code Address + 1 ··· Test = "0"	1 1	Next Op Code
BLT	BMT	!			Í	
BNE	BPL	-				!
BRA	BRN				-	
BVC	BVS	1			į	
BSR			1	Op Code Address + 1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
		1	4	Stack Pointer – 1	0	Return Address (MSB)
		1	5	Branch Address	1	First Op Code of Subroutine

■ LOW POWER CONSUMPTION MODE

The HD6303R has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MPU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the CPU.




Figure 21 Standby Mode Timing

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not be always running.

Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD6303R become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, if the HD6303R is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the CPU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power has been kept during stand-by mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

www.chipdocs.com

■ ERROR PROCESSING

When the HD6303R fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD6303R will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error can not be detected.

The address which cause address error are shown in Table 13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22.

Figures 23, 24 show a system configuration.

The system flow chart of HD6303R is shown in Figure 25.

Table 13 Address Error

Address Error					
\$0000 ~ \$001F					




Figure 23 HD6303R MPU Multiplexed Mode




Figure 22 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset




Figure 24 HD6303R MPU Non-Multiplexed Mode

(1) HITACHI

Hitachi America, Ltd. ● Hitachi Plaza ● 2000 Sierra Point Pkwy. ● Brisbane, CA 94005-1819 ● (415) 589-8300




Figure 25 HD6303R System Flow Chart

■ PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD6303R as possible.




Figure 26 Precaution to the boad design of oscillation circuit




Fig. 27 Example of Oscillation Circuits in Board Design

PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 14 for the other pin conditions.

Standby State

Only power supply pins and STBY are active. As for the clock pin EXTAL, its input is fixed internally so the MPU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

Table 14 Pin Condition in Sleep State

Pin	Mode	Non Multiplexed Mode	Multiplexed Mode
rin	Function	I/O Port	I/O Port
P20 ~ P24	Condition	Keep the condition just before sleep	
A0/P10 ~	Function	Address Bus (A ₀ ~A ₇)	I/O Port
A7/P17 Condition Output "1"		Keep the condition just before sleep	
	Function	Address Bus (A ₈ ~ A ₁₅)	Address Bus (A ₈ ~A ₁₅)
A8 ~ A15	Condition	Output "1"	
Do/Ao ~	Function	Data Bus (D ₀ ~D ₇)	Ē: Address Bus (A ₀ ∼A ₇), E: Data Bu
D1/A1	Condition	High Impedance	E: Output "1", E: High Impedance
	Function	R/W Signal	R/W Signal
R/₩	Condition	Output "1"	
AS		_	Output AS

@HITACHI

Hitachi America, Ltd. ● Hitachi Plaza ● 2000 Sierra Point Pkwy. ● Brisbane, CA 94005-1819 ● (415) 589-8300

Table 15 Pin Condition during RESET

Mode Pin	Non-Multiplexed Mode	Multiplexed Mode
$P_{20} \sim P_{24}$	High Impedance	
Ao/P10 ~ A7/P17	High Impedance	•
A8 ~ A15	High Impedance	•
Do/Ao ~ D7/A7	High Impedance	E: "1" Output E: "1" Output 'Note (High Impedance)
R/₩	"1" Output	
AS	E : "1" Output E : High Impedance	

(Note) In the multiplexed mode, the data bus is set to "1" output state during E = "1" and it causes the conflict with the output of external memory. Following 1 and 2 should be done to avoid the conflict:

- (1) Construct the system that disables the external memory during reset.
- (2) Add 4.7 kΩ pull-down resistance to the AS pin to make AS pin "0" level during E = "1". This operation makes the data bus high impedance state.

■ DIFFERENCE BETWEEN HD6303 AND HD6303R

The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table 16

Table 16 Difference between HD6303 and HD6303R

Item	HD6303	HD6303R		
Operating Mode	Mode 2: Not defined	Mode 2: Multiplexed - Mode (Equivalent to Mode 4)		
Electrical Character- istics	The electrical character- istics of 2MHz version (B version) are not spec- ified.	Some characteristics are improved. The 2MHz version is guaranteed.		
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.		


■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the $HD6303\,R$ is shown in Table 17.

Note: SCI = Serial Communication Interface

Table 17

	Bit distortion tolerance (t-to) /to	Character distortion tolerance (T-To) /To		
HD6303R	±37.5%	+3.75% -2.5%		



APPLICATION NOTE FOR HIGH SPEED SYSTEM DESIGN USING THE HD6303R

This note describes the solutions of the potential problem caused by noise generation in the system using the HD6303R. The CMOS ICs and LSIs featured by low power consumption

and high noise immunity are generally considered to be enough with simply designed power source and the GND line.

But this does not apply to the applications configured of high speed system or of high speed parts. Such high speed system may have a chance to work incorrectly because of the noise

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

by the transient current generated during switching. One of example is a system in which the HD6303R directly accesses high speed memory such as the HM6264. The noise generation owing to the over current (Sometimes it may be several hundreds mA for peak level.) during switching may cause data write error.

This noise problem may be observed only at the Expanded Mode (Mode 1, 2, 4, 5 and 6) of the HD6303R.

Assuming the HD6303R is used as CPU in a system.

I. Noise Occurrence

If the HD6303R is connected to high speed RAM, a write error may occur. As shown in Fig. 28, the noise is generated in address bus during write cycle and data is written into an unexpected address from the HD6303R. This phenomenon causes random failures in systems whose data bus load capacitance exceeds the specification value (90 pF max.) and/or the impedance of the GND line is high.






Fig. 28 Noise Occurrence in address bus during write cycle

If the data bus $D_0 \sim D_7$ changes from "FF" to "00", extremely large transient current flows through the GND line. Then the noise is generated on the LSI's V_{SS} pins proportioning to the transient current and to the impedance [Zg] of the GND line



This noise level, V_{II} , appears on all output pins on the LSI including the address bus.

Fig. 30 shows the dependency of the noise voltage on the each parameter.



Vn: Noise Voltage Zg: GND Impedance

Cd: Data bus load capacitance

N: Number of data bus lines switching from H to L

Fig. 30 Dependency of the noise voltage on each parameter

II. Noise Protection


To avoid the noise on the address bus during the system operation mentioned before, there are two solutions as follows:

The one method is to isolate the HD6303R from peripheral devices so that peripherals are not affected by the noise. The other is to reduce noise level to the extent of not affecting peripherals using analog method.

(b) HITACHI

1. Noise Isolation

Addresses should be latched at the negative edge of the AS signal or at the positive edge of the E signal. The 74LS373 is often used in this case.



2. Noise Reduction

As the noise level depends on each parameter such Cd, V_{CC} , Zg, the noise level can be reduced to the allowable level by controlling those analog parameters.

(a) Transient Current Reduction

- Reduce the data bus load capacitance. If large load capacitance is expected, a bus buffer should be inserted.
- (2) Lower the power supply voltage V_{CC} within specification.
- (3) Increase a time constant at transient state by inserting a resistor (100 \sim 200 Ω) to Data Buses in series to keep noise level down.

Table 18 shows the relationship between a series resistor and noise level or a resistor and DC/AC characteristics.




Table 18.

Item		Resistor	No	100Ω	200Ω
	Noise Voltage Leve	1		See Fig. 31	
DC Character	istics	OL	1.6 mA	1.6 mA	1.0 mA
	f = 1 MHz	No change			
AC	f = 1.5 MHz	^t ADL	190 ns	190 ns	210 ns
Charac- teristics		^t ACCM	395 ns	395 ns	375 ns
		^t ADL	160 ns	180 ns	200 ns
		^t ASL	20 ns	20 ns	0 ns
		^t ACCM	270 ns	250 ns	230 ns

Fig. 31 shows an example of the dependency of the noise voltage on the load capacitance of the data bus.*





Fig. 32 shows the typical wave form of the noise.






Fig. 32

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(b) Reduction of GND line impedance

- (1) Widen the GND line width on the PC board.
- (2) Place the HD6303R close by power source.
- (3) Insert a bypass capacitor between the V_{CC} line and the GND of the HD6303R. A tantalum capacitor (about 0.1μF) is effective on the reduction.




Fig. 33 Layout of the HD6303R on the PC board

■ WARNING CONCERNING POWER START-UP

RES must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The RES signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 34.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 34 RES circuit

■ NOTICE ON HD6303R

The HD6303R is the same die as the HD6301V1. The on-chip Mask ROM is disabled by mask option; therefore not all modes of operation are available on the HD6303R. Please note that wherever HD6301V1 is referenced, the information also applies to the HD6303R.

WRITE-ONLY REGISTER


When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read a write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particular, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ NOTICE ON HD6303R1

The HD6303R has been upgraded to HD6303R1. Refer to the following figures for differences between the devices. All other characteristics remain the same.

(1) HITACHI

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0



@HITACHI

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	Item	HD63	01V	HD63701V0
	Port Reset	The DDR of port is reset sync state is undefined from providin start (max. 20ms). DR MCU DR DR I/O reset	chronously with E clock. I/O ag power supply till oscillation	The DDR of port is reset asynchronously with E clock. CPU enters into high impedance state (input state) by bringing RES Low. Reset release and MCU internal reset is performed synchronously with E clock.
	Standby Mode	STBY signal is latched synchr	onously with E clock.	STBY signal is latched asynchronously with E clock. CPU enters into standby state by bringing STBY low. STBY STBY
Function	AS (Address Strobe)	In Expanded Multiplexed Mode (mode 0, 2, 4 or 6), AS becomes high impedance state for a half E clock cycle during reset.	HD6301V1, HD6303R, HD6303R1	AS
	SCI Receive Margin	HD6301V1, HD6303R, HD6303R1 The SCI receive margin is shown below. Bit distortion tolerance (t-t ₀)/t ₀ Character distortion tolerance (T-T ₀)/T ₀	HD63P01M1 The SCI receive margin is shown below. Bit distortion tolerance (t-t ₀)/t ₀ Character distortion tolerance ±3.75% (T-T ₀)/T ₀	

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	Item HD6301V		301V	HD63701V0				
		hD6301V1, HD6303R, HD63P01M1 $V_{CC} = 5V \pm 10\%$ (f = 0.1 ~ 2 MHz) $V_{CC} = 3 \sim 6V$ (f = 0.1 ~ 0.5 MHz) $V_{CC} = 5V \pm 10\%$						
	Supply Voltage			V _{CC} = 5V ± 10% (f = 0.1 ~ 2 MHz)				
Function	$t_{AH} = 20 \text{ ns min.}$ $t_{HW} = 20 \text{ ns min.}$ $t_{AH} \text{ and } t_{HW} \text{ are constant independently of operating frequency.}$ Address/Data Hold Time (t_{AH}, t_{HW})			t _{AH} , t _{HW} = 60 ns (f = 1 MHz) = 40 ns (f = 1.5 MHz) = 30 ns (f = 2 MHz) t _{AH} and t _{HW} are proportion to 1/f. (f = operating frequency) t _{AD1} , t _{AD2} and t _{ADL} are related to operating frequency (They are in proportion to 1/f. f = operating frequency). Therefore, if HD637B01V operates at lower operating frequency, t _{AD1} ,				
	Address Delay Time	 (1) t_{AD1} and t_{AD2} are constated frequency. In HD63B01V and t_{AD2} are 160 ns max operation. (2) t_{ADL} is related to operating tion to 1/f. f = operating frequency. 	are in proportion to 1/f. f = operating frequency). Therefore, if HD637B01V operates at lower operating frequency, t_{AD1} , t_{AD2} and t_{AD1} will become 160 ns or more. t_{AD1} , t_{AD2} and					
ion	I _{in} and C _{in} of RES	I _{in} = 1.0 μA max., C _{in} = 12.5	$l_{\rm in}$ = 10 μ A max. $C_{\rm in}$ = 50 pF max. Since RES is multiplexed with V _{PP} , $C_{\rm in}$ and $l_{\rm in}$ are larger than those of HD6301V.				tiplexed 01V.	
Specification	Load Capacitance of E	2 - LSTTL + 40pF i _{OL} = 0.8 mA, i _{OH} = -200 μA		1 - TTL + 90pF I _{OL} = 1.6 mA, I _{OH} = -200 μA				
	Load Capacitance of Port 1	1 – TTL + 30pF	1 - TTL + 90pF					
				Spec.				
	Spec. of Crystal	Crystal R = 600 may		Clock frequency (MHz)	2.5	4.0	6.0	8.0
	Oscillator			Rs max. (Ω)	500	120	80	60
	Storage Temperature	T _{stg} = -55 - + 150°C		T _{stg} = -55 - + 125°C				

www.chipdocs.com

2

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	ltem	HD6301V		HD63701V0
		HD6301V1, HD6303R	HD6303R1, HD63P01M1	
Function	GND Noise	If load capacitance in each data line and GND impedance are large, noise may appear on address bus during MCU write cycle and data won't be written into RAM correctly. The noise is caused by GND impedance which becomes large when large transient current flows into GND at High to Low transition of data line.	Noise is reduced by 33%.	Noise is reduced by 50%.
	Miscellaneous	Chip design and manufacturing process of margin are different between the HD6301V HD6301V or HD63701V0 to your system.	the HD6301V diff and the HD637	er from those of the HD63701V0. Therefore, actual spec. and 01V0. Please carefully examine your system before applying