



**QUICKSWITCH® PRODUCTS**  
**LAST VALUE LATCH**  
**20 ACTIVE BUS TERMINATORS**  
**(BUS HOLD)**

**IDTQS3389**

**FEATURES:**

- Active termination pulls bus pins to rails
- Holds last value of input signal
- Ideal replacement for resistive termination
- Ultra low 3µA DC quiescent current
- Bus-hold eliminates floating bus lines and reduces static power consumption
- Low power QCMOS technology
- Operates over 2.7V to 5.5V Vcc range
- TTL-compatible input and output levels
- No added noise or ground bounce
- 20 independent terminator circuits
- Available in QSOP package

**APPLICATIONS:**


- Bus termination
- Extend data hold time

**DESCRIPTION:**

The QS3389 provides a set of 20 active termination circuits which pull data bus signals to the voltage rails. This feature prevents bus signals from floating in the threshold region of standard TTL I/O devices. The QS3389 can replace resistor termination solutions which add DC power dissipation and increase component count. Input clamp diodes help to reduce reflections and undershoot in transmission line environments. Importantly, the terminator circuits pull signals to whichever logic state the signal previously held (high or low). For this reason, this device is also referred to as a last value latch. This device is appropriate for data bus applications where interfacing devices have CMOS inputs with low input currents. These terminators provide sufficient drive to overcome leakage currents and drive corresponding signals away from the TTL threshold region.


The QS3389 is characterized for operation at 0°C to +70°C.

**FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



QSOP  
 TOP VIEW

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Supply Voltage to Ground	-0.5 to +7	V
VTERM <sup>(3)</sup>	DC Switch Voltage Vs	-0.5 to +7	V
VAC	AC Input Voltage (pulse width ≤20ns)	-3	V
IOUT	DC Output Current	120	mA
PMAX	Maximum Power Dissipation (TA = 85°C)	0.5	W
TSTG	Storage Temperature	-65 to +150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc .

CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V, VOUT = 0V)

Pins	Typ.	Max. <sup>(1)</sup>	Unit
T19-T0	3	4	pF

NOTE:

1. This parameter is guaranteed but not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2	—	—	V
$V_{IL}$	Input LOW Voltage	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
$V_T$	Threshold Voltage		—	1.5	—	V
$I_{IN}$	Input Leakage Current <sup>(2)</sup>	$V_{IN} = V_{CC}$ or GND	—	—	$\pm 5$	$\mu\text{A}$
$I_{BH}$	Input Current <sup>(5)</sup>	$V_{CC} = \text{Max.}, V_{IN} = 0\text{V}$ or $V_{CC}$	—	—	$\pm 20$	$\mu\text{A}$
	Input HIGH or LOW Bus Hold Inputs <sup>(2,3)</sup>	$V_{CC} = \text{Max.}, 0.8\text{V} < V_{IN} < 2\text{V}$	—	—	$\pm 500$ <sup>(4)</sup>	
$I_{BHH}$	Bus Hold Sustaining Current <sup>(6,7)</sup>	$V_{CC} = \text{Min.}, V_{IN} = 2\text{V}$	-60	—	—	$\mu\text{A}$
$I_{BHL}$	Bus Hold Inputs	$V_{CC} = \text{Min.}, V_{IN} = 0.8\text{V}$	+60	—	—	$\mu\text{A}$
$R_T$	Terminator Resistance		—	7k	—	$\Omega$

### NOTES:

- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .
- Trip current definition (see Functional Block Diagram):  
An external driver must source at least  $I_{TL}$  to switch the node from LOW to HIGH.  
An external driver must sink at least  $I_{TH}$  to switch the node from HIGH to LOW.
- Hold current definition (see Functional Block Diagram):  
 $I_{HH}$  is the Maximum Current the QS3389 can sink without raising the node above  $V_{IL}$  max.  
 $I_{HL}$  is the Maximum Current the QS3389 can source without lowering the node below  $V_{IH}$  min.
- An external driver must provide at least  $I_{BH}$  during transition to guarantee that the Bus-Hold input will change states.
- $I_{BH}$  is the magnitude of the input current specified under two conditions:  
a) Input voltage at GND or  $V_{CC}$ . This indicates the input current under steady-state condition.  
b) Input voltage between 0.8V and 2V (TTL input threshold range). This indicates the maximum input current during transient condition. The driver connected to the input must overcome this current requirement in order to switch the logic state of the bus-hold circuit.
- $I_{BHL}$  is the minimum sustaining "sink" current at the input for  $V_{IN} = 0.8\text{V}$ . This parameter signifies the latching capability of the bus-hold circuit in logic LOW state.
- $I_{BHH}$  is the minimum sustaining "source" current at the input for  $V_{IN} = 2\text{V}$ . This parameter signifies the latching capability of the bus-hold circuit in logic HIGH state.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Max.	Unit
$I_{CCQ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$ or $V_{CC}$ , $f = 0$	1.5	mA


### NOTE:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.

## ACTIVE TERMINATOR OR 'BUS-HOLD' CIRCUIT


The Active Terminator circuit, also known as the Bus-hold circuit, is configured as a "weak latch" with positive feedback. When connected to a TTL or CMOS input port, the Bus-hold circuit holds the last logic state at the input when the input is "disconnected" from the driver. When the output of a device connected to such an input attempts a logic level transition, it will over-drive the Bus-hold circuit. The primary benefit of this circuit is that it prevents CMOS inputs from floating, a situation which should be avoided to prevent spurious switching of inputs and unnecessary power dissipation. Bus-hold is a better solution than the traditional approach of using resistive termination to Vcc or GND to prevent bus floating, because the Bus-hold circuit does not consume any static power.

## V-I CHARACTERISTICS OF BUS-HOLD CIRCUIT



The figure above shows the input V-I characteristics of a Bus-hold implementation. The input characteristics resemble a resistor. As the input voltage is increased from 0 volts, the 'sink' current increases linearly. When the TTL threshold of the circuit is reached (typically 1.5 volts), the latch changes the logic state due to positive feedback and the direction of current is reversed. As the voltage is further increased towards V<sub>CC</sub>, the input 'source' current begins to decrease, reaching the lowest level at V<sub>IN</sub> = V<sub>CC</sub>.

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
www.idt.com

**for Tech Support:**  
logichelp@idt.com