

DS90CF386/DS90CF366

+3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link —85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—85 MHz

General Description

The DS90CF386 receiver converts the four LVDS data streams (Up to 2.38 Gbps throughput or 297.5 Megabytes/ sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF366 that converts the three LVDS data streams (Up to 1.78 Gbps throughput or 223 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C385/DS90C365) will interoperate with a Falling edge strobe Receiver without any translation logic.


The DS90CF386 is also offered in a 64 ball, 0.8mm fine pitch ball grid array (FBGA) package which provides a 44 % reduction in PCB footprint compared to the 56L TSSOP package.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 85 MHz shift clock support
- Rx power consumption <142 mW (typ) @85MHz Grayscale
- Rx Power-down mode <1.44 mW (max)
- ESD rating >7 kV (HBM), >700V (EIAJ)
- Supports VGA, SVGA, XGA and Single Pixel SXGA.
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package
- DS90CF386 also available in a 64 ball, 0.8mm fine pitch ball grid array (FBGA) package

Block Diagrams



Order Number DS90CF386MTD or DS90CF386SLC See NS Package Number MTD56 or SLC64A

Order Number DS90CF366MTD See NS Package Number MTD48

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +4V CMOS/TTL Output Voltage -0.3V to (V_{CC} + 0.3V) LVDS Receiver Input Voltage -0.3V to (V_{CC} + 0.3V) Junction Temperature $+150^{\circ}C$

Storage Temperature
Lead Temperature

(Soldering, 4 sec for TSSOP)

Solder Reflow Temperature (Soldering, 20 sec for FBGA) +220°C

Maximum Package Power Dissipation Capacity @ 25°C MTD56 (TSSOP) Package:

DS90CF386MTD 1.61 W

MTD48 (TSSOP) Package:

DS90CF366MTD 1.89 W

Package Derating:

DS90CF386MTD 12.4 mW/°C above +25°C

DS90CF366MTD 15 mW/°C above +25°C

Maximum Package Power Dissipation Capacity @ 25°C

SLC64A Package:

DS90CF386SLC 2.0 W

Package Derating:

DS90CF386SLC 10.2 mW/°C above +25°C

ESD Rating

(HBM, 1.5 kΩ, 100 pF) > 7 kV (EIAJ, 0Ω, 200 pF) > 700V

Recommended Operating Conditions

	Min	No m	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V _{CC})			100	mV_PP

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

-65°C to +150°C

+260°C

Symbol	Parameter						Units
CMOS/TT	L DC SPECIFICATIONS						
V_{IH}	High Level Input Voltage			2.0		VCC	V
V _{IL}	Low Level Input Voltage		'	GND		0.8	V
V _{OH}	High Level Output Voltage	I _{OH} = - 0.4 mA		2.7	3.3		V
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.06	0.3	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V, 2.5V \text{ or } V_{CC}$			+1.8	+15	uA
		V _{IN} = GND		-10	0		uA
I _{os}	Output Short Circuit Current	V _{OUT} = 0V		-60	-120	mA	
LVDS RE	CEIVER DC SPECIFICATIONS	•		•			
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V _{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6V$				±10	μA
		$V_{IN} = 0V, V_{CC} = 3.6V$				±10	μΑ
RECEIVE	R SUPPLY CURRENT	<u>'</u>					
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	70	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	75	mA
		DS90CF386 (Figures 1, 4)	f = 65 MHz		81	114	mA
			f = 85 MHz		96	135	mA
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	60	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	65	mA
		DS90CF366 (Figures 1, 4)	f = 65 MHz		78	100	mA
			f = 85 MHz		90	115	mA
ICCRG	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		28	45	mA
	16 Grayscale	16 Grayscale Pattern,	f = 37.5 MHz		30	47	mA

Symbol	Parameter	Condition	ıs	Min	Тур	Max	Units
		(Figures 2, 3, 4)	f = 65 MHz		43	60	mA
			f = 85 MHz		43	70	mA
ICCRZ	Receiver Supply Current	Power Down = Low		140	400	μA	
	Power Down	Receiver Outputs Stay Lov					
		Power Down Mode					

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for $V_{CC} = 3.3V$ and $T_A = +25C$.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)		2.0	3.5	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)		1.8	3.5	ns	
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 11, Figure 12)	f = 85 MHz	0.49	0.84	1.19	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.17	2.52	2.87	ns
RSPos2	Receiver Input Strobe Position for Bit 2	7	3.85	4.20	4.55	ns
RSPos3	Receiver Input Strobe Position for Bit 3		5.53	5.88	6.23	ns
RSPos4	Receiver Input Strobe Position for Bit 4		7.21	7.56	7.91	ns
RSPos5	Receiver Input Strobe Position for Bit 5		8.89	9.24	9.59	ns
RSPos6	Receiver Input Strobe Position for Bit 6		10.57	10.92	11.27	ns
RSKM	RxIN Skew Margin (Note 4) (Figure 13)	f = 85 MHz	290			ps
RCOP	RxCLK OUT Period (Figure 5)		11.76	Т	50	ns
RCOH	RxCLK OUT High Time (Figure 5)	f = 85 MHz	4.5	5	7	ns
RCOL	RxCLK OUT Low Time (Figure 5)		4.0	5	6.5	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 5)		2.0			ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 5)		3.5			ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 3.3V (Figure 6)	5.5	7.0	9.5	ns
RPLLS	LS Receiver Phase Lock Loop Set (Figure 7)				10	ms
RPDD	Receiver Power Down Delay (Figure 10)				1	μs

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).

AC Timing Diagrams




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. "16 Grayscale" Test Pattern (DS90CF386)(Note 5, Note 6, Note 7, Note 8)




FIGURE 3. "16 Grayscale" Test Pattern (DS90CF366)(Note 5, Note 6, Note 7, Note 8)

Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 6: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 7: Figures 1, 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 8: Recommended pin to signal mapping. Customer may choose to define differently.




FIGURE 4. DS90CF386/DS90CF366 (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 5. DS90CF386/DS90CF366 (Receiver) Setup/Hold and High/Low Times




FIGURE 6. DS90CF386/DS90CF366 (Receiver) Clock In to Clock Out Delay




FIGURE 7. DS90CF386/DS90CF366 (Receiver) Phase Lock Loop Set Time

6




FIGURE 8. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF386




FIGURE 9. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF366




FIGURE 10. DS90CF386/DS90CF366 (Receiver) Power Down Delay




FIGURE 11. DS90CF386 (Receiver) LVDS Input Strobe Position

8





FIGURE 12. DS90CF366 (Receiver) LVDS Input Strobe Position



C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max

Tppos—Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note Cycle-to-cycle jitter is less than 250 ps at 85 MHz.) + ISI (Inter-symbol interference) (Note ISI is dependent on interconnect length; may be zero.)

Cable Skew—typically 10 ps-40 ps per foot, media dependent

Note 9: Cycle-to-cycle jitter is less than 250 ps at 85 MHz.

Note 10: ISI is dependent on interconnect length; may be zero.

FIGURE 13. Receiver LVDS Input Skew Margin

DS90CF386 MTD56 Package Pin Descriptions—24-Bit FPD Link Receiver

Pin Name	I/O	No	Description
RxIN+	I	4	Positive LVDS differential data inputs.
RxIN-	_	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control lines—FPLINE, FPFRAME,
			DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	_	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V _{CC}	Ι	1	Power supply pin for LVDS inputs.
LVDS GND	I	3	Ground pins for LVDS inputs.

DS90CF366 MTD48 Package Pin Descriptions—18-Bit FPD Link Receiver

Pin Name	I/O	No	Description
RxIN+	I	3	Positive LVDS differential data inputs.
RxIN-	1	3	Negative LVDS differential data inputs.
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	1	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{CC}	1	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	1	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.
LVDS GND	Ī	3	Ground pins for LVDS inputs.

DS90CF386 — 64 ball FBGA package Pin Descriptions — FPD Link Receiver

Pin Name I/O No		No	Description
RxIN+	I	4	Positive LVDS differential data inputs.
RxIN-	I	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	ı	1	Negative LVDS differential clock input.
FPSHIFT OUT	0	1	TTL level clock output. The falling edge acts as data strobe. Pin name RxCLK OUT.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{CC}	I	4	Power supply pins for TTL outputs.
GND	ı	5	Ground pins for TTL outputs.

Pin Name	1/0	No	Description		
	ļ	·			
PLL V _{CC}	I	1	Power supply for PLL.		
PLL GND	1	2	Fround pin for PLL.		
LVDS V _{CC}	1	1	ower supply pin for LVDS inputs.		
LVDS GND	I	3	ound pins for LVDS inputs.		
NC		6	ns not connected.		


DS90CF386 Pin Descriptions — 64 ball FBGA Package — FPD Link Receiver


	By Pin		By Pin Type				
Pin	Pin Name	Туре	Pin	Pin Name	Туре		
A1	RxOUT17	0	A4	GND	G		
A2	VCC	Р	B1	GND	G		
A3	RxOUT15	0	B6	GND	G		
A4	GND	G	D8	GND	G		
A5	RxOUT12	0	E3	GND	G		
A6	RxOUT8	0	E5	LVDS GND	G		
A7	RxOUT7	0	G3	LVDS GND	G		
A8	RxOUT6	0	G7	LVDS GND	G		
B1	GND	G	H5	LVDS GND	G		
B2	NC		F6	PLL GND	G		
B3	RxOUT16	0	G8	PLL GND	G		
B4	RxOUT11	0	E6	PWR DWN	I		
B5	VCC	Р	H6	RxCLKIN-	I		
B6	GND	G	H7	RxCLKIN+	I		
B7	RxOUT5	0	H2	RxIN0-	I		
B8	RxOUT3	0	H3	RxIN0+	I		
C1	RxOUT21	0	F4	RxIN1-	I		
C2	NC		G4	RxIN1+	I		
C3	RxOUT18	0	G5	RxIN2-	I		
C4	RxOUT14	0	F5	RxIN2+	I		
C5	RxOUT9	0	G6	RxIN3-	I		
C6	RxOUT4	0	H8	RxIN3+	I		
C7	NC		E7	RxCLKOUT	0		
C8	RxOUT1	0	E8	RxOUT0	0		
D1	VCC	Р	C8	RxOUT1	0		
D2	RxOUT20	0	D5	RxOUT10	0		
D3	RxOUT19	0	B4	RxOUT11	0		
D4	RxOUT13	0	A5	RxOUT12	0		
D5	RxOUT10	0	D4	RxOUT13	0		
D6	VCC	Р	C4	RxOUT14	0		
D7	RxOUT2	0	A3	RxOUT15	0		
D8	GND	G	B3	RxOUT16	0		
E1	RxOUT22	0	A1	RxOUT17	0		
E2	RxOUT24	0	C3	RxOUT18	0		
E3	GND	G	D3	RxOUT19	0		
E4	LVDS VCC	Р	D7	RxOUT2	0		
E5	LVDS GND	G	D2	RxOUT20	0		
E6	PWR DWN	I	C1	RxOUT21	0		
E7	RxCLKOUT	0	E1	RxOUT22	0		

	By Pin			By Pin Type			
E8	RxOUT0	0	F1	RxOUT23	0		
F1	RxOUT23	0	E2	RxOUT24	0		
F2	RxOUT26	0	G1	RxOUT25	0		
F3	NC		F2	RxOUT26	0		
F4	RxIN1-	I	H1	RxOUT27	0		
F5	RxIN2+	I	B8	RxOUT3	0		
F6	PLL GND	G	C6	RxOUT4	0		
F7	PLL VCC	Р	B7	RxOUT5	0		
F8	NC		A8	RxOUT6	0		
G1	RxOUT25	0	A7	RxOUT7	0		
G2	NC		A6	RxOUT8	0		
G3	LVDS GND	G	C5	RxOUT9	0		
G4	RxIN1+	I	E4	LVDS VCC	Р		
G5	RxIN2-	I	H4	LVDS VCC	Р		
G6	RxIN3-	I	F7	PLL VCC	Р		
G7	LVDS GND	G	A2	VCC	Р		
G8	PLL GND	G	B5	VCC	Р		
H1	RxOUT27	0	D1	VCC	Р		
H2	RxIN0-	I	D6	VCC	Р		
НЗ	RxIN0+	ı	B2	NC			
H4	LVDS VCC	Р	C2	NC			
H5	LVDS GND	G	C7	NC			
H6	RxCLKIN-	I	F3	NC			
H7	RxCLKIN+	1	F8	NC			
H8	RxIN3+	1	G2	NC			

G: Ground I: Input O: Output P: Power NC: Not connectted

Pin Diagrams for TSSOP Packages





Applications Information

POWER SEQUENCING AND POWERDOWN MODE


Outputs of the transmitter remain in TRI-STATE until the power supply reaches 2V. Clock and data outputs will begin to toggle 10 ms after $V_{\rm CC}$ has reached 3V and the Powerdown pin is above 1.5V. Either device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5 μW (typical).

The transmitter input clock may be applied prior to powering up and enabling the transmitter. The transmitter input clock may also be applied after power up; however, the use of the PWR DOWN pin is required as described in the Transmitter Input Clock section. Do not power up and enable (PWR)


DOWN = HIGH) the transmitter without a valid clock signal applied to the TxCLK IN pin.


The FPD Link chipset is designed to protect itself from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the receiver inputs are controlled by a failsafe bias circuitry. The LVDS inputs are High-Z during initial power on and power off conditions. Current is limited (5 mA per input) by the fixed current mode drivers, thus avoiding the potential for latchup when powering the device.

Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead Molded Thin Shrink Small Outline Package, JEDEC Dimensions shown in millimeters only Order Number DS90CF386MTD NS Package Number MTD56





DIMENSIONS ARE IN MILLIMETERS

SLC64A (Rev C)

64 ball, 0.8mm fine pitch ball grid array (FBGA) Package Dimensions show in millimeters Order Number DS90CF386SLC NS Package Number SLC64A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com