

March 2011

FDMS7620S

Dual N-Channel PowerTrench[®] MOSFET Q1: 30 V, 10.1 A, 20.0 m Ω Q2: 30 V, 12.4 A, 11.2 m Ω

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 20.0 m Ω at V_{GS} = 10 V, I_D = 10.1 A
- Max $r_{DS(on)}$ = 30.0 m Ω at V_{GS} = 4.5 V, I_D = 7.5 A

Q2: N-Channel

- Max $r_{DS(on)}$ = 11.2 m Ω at V_{GS} = 10 V, I_D = 12.4 A
- Max $r_{DS(on)} = 14.2 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 10.9 \text{ A}$
- Pinout optimized for simple PCB design
- Thermally efficient dual Power 56 Package
- RoHS Compliant




General Description


This device includes two specialized MOSFETs in a unique dual Power 56 package. It is designed to provide an optimal synchronous buck power stage in terms of efficiency and PCB utilization. The low switching loss "High Side" MOSFET is complementory by a low conduction loss "Low Side" SyncFET.


Applications

Synchronous Buck Converter for:

- Notebook System Power
- General Purpose Point of Load







MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Power 56

Symbol	Parameter		Q1	Q2	Units
V _{DS}	Drain to Source Voltage		30	30	V
V _{GS}	Gate to Source Voltage	(Note 3)	±20	±20	V
	Drain Current -Continuous (Package limited)	T _C = 25 °C	13	22	
	-Continuous (Silicon limited)	T _C = 25 °C	26	42	_
ID	-Continuous	T _A = 25 °C	10.1	12.4	A
	-Pulsed		27	45	
E _{AS}	Single Pulse Avalanche Energy	Single Pulse Avalanche Energy (Note 4)		21	mJ
D	Power Dissipation for Single Operation	$T_A = 25$ °C	2.2 ^{1a}	2.5 ^{1b}	W
P_{D}	Power Dissipation for Single Operation	$T_A = 25^{\circ}C$	1.0 ^{1c}	1.0 ^{1d}	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range			+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	57 ^{1a}	50 ^{1b}	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	125 ^{1c}	120 ^{1d}	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS7620S	FDMS7620S	Power 56	13 "	12 mm	3000 units

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Chara	cteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 \text{ mA}, V_{GS} = 0 V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C I_D = 10 mA, referenced to 25°C	Q1 Q2		19 19		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q1 Q2			1 500	μА
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V	Q1 Q2			100 100	nA nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 mA$	Q1 Q2	1.0 1.0	2.2 2.0	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25°C I_D = 10 mA, referenced to 25°C	Q1 Q2		-6 -5		mV/°C
「DS(on)	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 10.1 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}, T_J = 125^{\circ}\text{C}$	Q1		15.2 22.7 18.7	20.0 30.0 22.5	- mΩ
		$V_{GS} = 10 \text{ V}, \ I_D = 12.4 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 10.9 \text{ A}$ $V_{GS} = 10 \text{ V}, \ I_D = 12.4 \text{ A}, \ T_J = 125^{\circ}\text{C}$	Q2		8.3 10.5 8.9	11.2 14.2 15.1	- 11122
g _{FS}	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 10.1 \text{ A}$ $V_{DD} = 5 \text{ V}, I_{D} = 12.4 \text{ A}$	Q1 Q2		22 53		S

Dynamic Characteristics

C _{iss}	Input Capacitance		Q1 Q2		457 1050	608 1400	pF
C _{oss}	Output Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1 Q2		167 358	222 477	pF
C _{rss}	Reverse Transfer Capacitance		Q1 Q2		22 35	31 49	pF
R _g	Gate Resistance		Q1 Q2	0.2 0.2	1.6 1.2	4.4 3.5	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	Q1		Q1 Q2	5.2 6.6	10 14	ns
t _r	Rise Time	$V_{DD} = 15 \text{ V, } I_{D} = 10$	$V_{DD} = 15 \text{ V}, I_{D} = 10.1 \text{ A}, R_{GEN} = 6 \Omega$		1.2 1.8	10 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2 $V_{DD} = 15 \text{ V, } I_{D} = 12.4 \text{ A, } R_{GEN} = 6 \Omega$		Q1 Q2	11.9 17.4	22 32	ns
t _f	Fall Time	- VDD - 10 V, ID - 12	Q1 Q2	1.4 1.5	10 10	ns	
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0V to 10 V	Q1	Q1 Q2	7.2 15.6	11 23	nC
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0V \text{ to 5 } V$	$V_{DD} = 15 \text{ V},$ $I_{D} = 10.1 \text{ A}$	Q1 Q2	3.8 7.9	6 12	nC
Q _{gs}	Gate to Source Charge	Q2 V _{DD} = 15 V, I _D = 12.4 A		Q1 Q2	1.6 3.2		nC
Q _{gd}	Gate to Drain "Miller" Charge			Q1 Q2	1.1 1.6		nC

Electrical Characteristics T_J = 25°C unless otherwise noted

Parameter

Dr	Drain-Source Diode Characteristics								
٧ç	SD	Source-Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 10.1 A V _{GS} = 0 V, I _S = 12.4 A	(Note 2)	Q1		0.90	1.2	V
`		Ţ.	$V{GS} = 0 V, I_{S} = 12.4 A$	(Note 2)	Q2		0.83	1.2	
+		Reverse Recovery Time	Q1		Q1		16	28	ns
۲rr		Treverse recovery fillie	$I_F = 10.1 \text{ A, di/dt} = 100 \text{ A/s}$		Q2		18	32	113
		Reverse Recovery Charge	Q2		Q1		4	10	nC
Q _{rr}	The verse recovery Charge	$I_F = 12.4 \text{ A}, \text{ di/dt} = 300 \text{ A/s}$		Q2		13	23	110	

Test Conditions

Notes

Symbol

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 57 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 50 °C/W when mounted on a 1 in² pad of 2 oz copper


Type

Min


Typ

Max

Units



c. 125 °C/W when mounted on a minimum pad of 2 oz copper



 d. 120 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 $\,\mu s$, Duty cycle < 2.0%.
- 3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.
- 4. Q1: E_{AS} of 9 mJ is based on starting $T_J = 25$ ^{o}C , L = 0.3 mH, $I_{AS} = 8$ A, $V_{DD} = 27$ V, $V_{GS} = 10$ V. 100% test at L = 3 mH, $I_{AS} = 2.0$ A, $V_{DD} = 0$ V, $V_{GS} = 15$ V.
 - Q2: E_{AS} of 21 mJ is based on starting T_J = 25 $^{\circ}$ C, L = 0.3 mH, I_{AS} = 12 A, V_{DD} = 27 V, V_{GS} = 10 V. 100% test at L = 3 mH, I_{AS} = 3.2A, V_{DD} = 0 V, V_{GS} = 15 V.

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted




Figure 13. On-Region Characteristics




Figure 15. Normalized On-Resistance vs Junction Temperature




Figure 17. Transfer Characteristics




Figure 14. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 16. On-Resistance vs Gate to Source Voltage




Figure 18. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 N-Channel) T_J = 25°C unless otherwise noted




Figure 19. Gate Charge Characteristics




Figure 20. Capacitance vs Drain to Source Voltage




Figure 21. Unclamped Inductive Switching Capability




Figure 22. Forward Bias Safe Operating Area




Figure 23. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 24. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (continued)

SyncFET Schottky body diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 26 shows the reverse recovery characteristic of the FDMS7620S.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 25. FDMS7620S SyncFET body diode reverse recovery characteristic








Figure 26. SyncFET body diode reverse leakage versus drain-source voltage


Dimensional Outline and Pad Layout











- NOTES:
- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ AX-CAP™* Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLTTM

CTI ™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ **ESBC™** F®

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™ FACT®

FAST® FastvCore™ FETBench™ FlashWriter® *

FPSTM

F-PFS™ FRFET®

Global Power ResourceSM Green FPS™

Green FPS™ e-Series™ $Gmax^{TM}$

 $\mathsf{GTO^{\mathsf{TM}}}$ IntelliMAX™ ISOPLANAR™ MegaBuck™ MIČROCOUPLER™

MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptiHiT™ OPTOLOGIC®

OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ OFFT

OSTM Quiet Series™ RapidConfigure[™]

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART STARTTM SPM $^{\circledR}$ STEALTH™ SuperFET[®] SuperSOT™-3

. SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM ® GENERAL

The Power Franchise®

The Right Technology for Your Success™

wer franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TIŃYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT®* μSerDes™

UHC[®] Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their

parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Rev. 153