

Synchronous Boost Flash Driver with Dual 900 mA High Side Current Sources (1.8A Total Flash Current)

General Description

The LM3559 is a 2MHz fixed-frequency synchronous boost converter with two 900 mA constant current drivers for highcurrent white LEDs. The dual high-side current sources allow for grounded cathode LED operation and can be tied together for providing flash currents of up to 1.8A. An adaptive regulation method ensures the current for each LED remains in regulation and maximizes efficiency.

The LM3559 is controlled via an I²C-compatible interface. Features include: an internal 4-bit ADC to monitor the LED voltage, independent LED current control, a hardware flash enable allowing a logic input to trigger the flash pulse, dual TX inputs which force the flash pulse into a low-current torch mode allowing for synchronization to RF power amplifier events or other high-current conditions, an integrated comparator designed to monitor an NTC thermistor and provide an interrupt to the LED current, an input voltage monitor to monitor low battery conditions, and a flash current scale-back feature that actively monitors the battery voltage conditions. Additionally, an active high HWEN input provides a hardware shutdown during system software failures.

The 2MHz switching frequency, over-voltage protection and adjustable current limit allow for the use of tiny, low profile (1 μ H or 2.2 μ H) inductors and (10 μ F) ceramic capacitors. The device is available in a ultra-small 16-bump (1.97mm x 1.97mm x 0.6mm) micro SMD package and operates over the -40°C to +85°C temperature range.

Features


- Dual High-Side Current Sources Allow for Grounded Cathode LED Operation
- Accurate and Programmable LED Current from 28.125mA to 1.8A
- Optimized Flash Current During Low Battery Conditions
- Independent LED Current Source Programmability
- >90% Efficiency
- Ultra-Small (Total) Solution Size: < 26mm²
- Four Operating Modes: Torch, Flash, Privacy Indicate, and Message Indicator
- 4-bit ADC for V_{LED} Monitoring
- Battery Voltage Sensing and Current Scale-Back
- LED Thermal Sensing and Current Scale-Back
- Hardware Flash and Torch Enable
- Dual Synchronization Inputs for RF Power Amplifier Pulse Events
- LED and Output Disconnect During Shutdown
- Open and Short LED Detection
- 400 kHz I²C-Compatible Interface
- Active Low Hardware Reset
- 16-Bump (1.97mm x 1.97mm x 0.6mm) micro SMD

Applications

- Camera Phone LED Flash
- White LED Biasing



Typical Application Circuit



© 2011 National Semiconductor Corporation 301028

www.national.com

Downloaded from **Elcodis.com** electronic components distributor


June 9, 2011


.8A

Application Circuit Component List

Component	Component Manufacturer Value		Part Number	Size (mm)	Rating	
L	Toko	1µH	FDSD0312-1R0	3 x 3 x 1.2	3.3A	
CIN/COUT	Murata	10 µF	GRM188R60J106M	1.6 × 0.8 × 0.8 (0603)	6.3V	
LEDs	Lumiled		PWF-4		VF = 3.6@ 1A	

Connection Diagram





16-Bump 1.97 mm x 1.97 mm x 0.6 mm micro SMD Package TLA16 XY (Date Code), TT (Die Traceability)

Ordering Information

Order Number	Package	Supplied As	No-Lead	
LM3559TLE	micro SMD	250 units, Tape-and-Reel	YES (NOPB)	
LM3559TLX	micro SMD	3000 units, Tape-and-Reel	YES (NOPB)	

Pin Desc	criptions	
Pin	Name	Function
A1	LED1	High Side Current Source Output for Flash LED1.
A2, B2	OUT	Step-Up DC/DC Converter Output. Connect a 10 µF ceramic capacitor between this pin and GND.
A3, B3	SW	Drain Connection for Internal NMOS and Synchronous PMOS Switches.
A4, B4	GND	Ground
B1	LED2	High-Side Current Source Output for Flash LED2.
C1	LEDI/NTC	Configureable as a High-Side Current Source Output for Indicator LED or Comparator Input for LED Temperature Sensing.
C2	TX1/TORCH/ GPIO1	Configureable as a Dual-Polarity RF Power Amplifier Synchronization Input, a hardware Torch mode enable, or as a General Purpose Logic I/O. This pin has an internal 300 k Ω pulldown to GND.
C3	STROBE	Active High Hardware Flash Enable. Drive STROBE high to turn on the Flash current pulse. This pin has an internal 300 k Ω pulldown to GND.
C4	IN	Input Voltage Connection. Connect IN to the input supply, and bypass to GND with a minimum 10 μ F or larger ceramic capacitor.
D1	TX2/INT/GPIO2	Configurable as a Dual-Polarity Power Amplifier Synchronization Input, an Interrupt Output, or as a General Purpose Logic I/O. This pin has an internal 300 k Ω pulldown to GND.
D2	SDA	Serial Data Input/Output. High impedance in shutdown or in power down.
D3	SCL	Serial Clock Input. High impedance in shutdown or in power down.
D4	HWEN	Logic High Hardware Enable. HWEN is a high impedance input and is normally connected with an external pull up resistor to a logic high voltage.

Absolute Maximum Ratings (Note 1, Note

<u>2</u>)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

$\begin{split} & V_{IN} \\ & V_{SCL}, V_{SDA}, V_{HWEN}, V_{STROBE}, V_{TX1}, \\ & V_{TX2}, V_{LED1}, V_{LED2}, V_{LEDI/NTC} \end{split}$	-0.3V to 6V -0.3V to the lesser of (V _{IN} +0.3V) w/ 6.0V max
V _{SW} , V _{OUT}	-0.3V to +6V
Continuous Power Dissipation (<i>Note 3</i>) Junction Temperature (T _{J-MAX})	Internally Limited +150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering)	(<i>Note 4</i>)
ESD Rating (Human Body Model)	2kV

Operating Ratings (Note 1, Note 2)

V _{IN}	2.5V to 5.5V
Junction Temperature (T _J)	-40°C to +125°C
Ambient Temperature (T _A)	-40°C to +85°C
(<i>Note 5</i>)	

Thermal Properties

Thermal Junction-to-Ambient	
Resistance (θ _{.IA})	
(Note 6)	

ESD Caution Note:

National Semiconductor recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.

50.4°C/W

Electrical Characteristics (Note 2, Note 7)

Limits in standard typeface are for $T_A = +25^{\circ}$ C. Limits in **boldface** type apply over the full operating ambient temperature range (-40°C $\leq T_A \leq +85^{\circ}$ C). Unless otherwise specified, $V_{IN} = 3.6$ V, $V_{HWEN} = V_{IN}$.

Symbol	Parameter	Conditions			Min	Тур	Max	Units
Current Source	Specifications	•						
I _{LED}	Accuracy $3.0V \le V_{IN}$	Flash Current Setting, current		≤ +85°C	-7%		+7%	mA
			Setting, per current	T _A = +25°C	-4%	1800	+4%	
		V _{OUT} = 4.5V	28.125 mA Torch Current , per current source	-40°C ≤ T _A ≤ +85°C	-10%	56.2	+10%	
V _{OUT} - V _{LED1/2}	Current Source Regulation Voltage	$I_{LED} = 1.8A (I_{LED1} + I_{LED2})$ $V_{OUT} = 4.5V$				270		mV
	Output Over-	ON Threshold			4.925	5	5.075	
V _{OVP}	Voltage Protection Trip Point(<i>Note 9</i>)	OFF Threshol	OFF Threshold			4.88		V
Step-Up DC/DC	Converter Specification	ons						
R _{PMOS}	PMOS Switch On- Resistance	I _{PMOS} = 1A				80		mΩ
R _{NMOS}	NMOS Switch On- Resistance	I _{NMOS} = 1A				80		mΩ

Symbol	Parameter	Conditio	Min Typ Max Uni		Тур Мах		
			Flash Duration Register Bits [6:5] = 00	1.2	1.4	1.6	
	Switch Current		Flash Duration Register Bits [6:5] = 01	1.8	2.1	2.3	
CL	Limit (<i>Note 8</i>)	3.0V ≤ V _{IN} ≤ 4.2V	Flash Duration Register Bits [6:5] = 10	2.4	2.7	3	- A
			Flash Duration Register Bits [6:5] = 11	2.9	3.2	3.5	
OUT_SC	Output Short- Circuit Current Limit	V _{OUT} < 2.3V			350		mA
LEDI/NTC	Indicator Current	Register 0x12, bits[2:0] $V_{IN} \le 4.2V, V_{LEDI/NTC} = 3$		16	18	20	mA
V _{TRIP}	Comparator Trip Threshold	Configuration Register $3.0V \le V_{IN} \le 4.2V$	1, bit [4] = 1,	0.97	1	1.03	v
f _{sw}	Switching Frequency	$2.7V \le V_{IN} \le 5.5V$		1.8	2	2.2	MHz
		Device Not Switching, V _{OUT} = 3V			650		μΑ
Q	Quiescent Supply	Device Switching, V _{OUT} = 4.5V			1.55		mA
4	Current	Indicate Mode, Indicato [2:0] = 111,V _{LEDI/NTC} = 2	•		590	750	μA
SHDN	Shutdown Supply Current	2.7V ≤ V _{IN} ≤ 5.5V	HWEN = GND			1	μA
I _{STBY}	Standby Supply Current	$2.7V \le V_{IN} \le 5.5V$ HWEN = $V_{IN}, \text{ Enable}$ Register Bits [1:0] = 00			1.25	2.4	μA
V _{IN_TH}	VIN Monitor Threshold	VIN Monitor Register =	0x01	2.85	2.9	2.95	v
V _{IN_FLASH_TH}	VIN Flash Monitor Threshold	VIN Monitor Register =	0x08	2.85	2.9	2.95	v
тх	Flash-to-Torch LED Current Settling Time	TX_ Low to High, $I_{LED1} + I_{LED2} = 1.8A$ to 1	12.5mA		20		μs
D	Time from when I _{LED} hits target until VLED data is available	ADC Delay Register Bit [5] = 1 ADC Delay Register Bit [5] = 0 ADC Delay Register Bits [4:0] = 0000			16 250		μs
V _{F_ADC}	ADC Threshold	VLED Monitor Register	Bits [3:0] = 1111	4.4	4.6	4.8	V

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IWEN, STROBE,	TX1/TORCH/GPIO1,	TX2/INT/GPIO2 Voltage Specificati	ons			
/ _{IL}	Input Logic Low	$2.7V \le V_{IN} \le 5.5V$	0		0.4	V
/ _{IH}	Input Logic High	$2.7V \le V_{IN} \le 5.5V$	1.2		V _{IN}	V
R _{PD}	Internal Pulldown Resistance on TX1, TX2, STROBE			300		kΩ
² C-Compatible V	oltage Specification	s (SCL, SDA)		•		•
/ _{IL}	Input Logic Low	$2.7V \le V_{IN} \le 5.5V$	0		0.4	V
/ _{IH}	Input Logic High	$2.7V \le V_{IN} \le 5.5V$	1.3		V _{IN}	V
/ _{OL}	Output Logic Low (SDA)	$I_{LOAD} = 3mA,$ 2.7V $\leq V_{IN} \leq 5.5V$			0.4	V
² C-Compatible T	iming Specifications	(SCL, SDA) (<i>Note 10</i>)	1			•
l/t ₁	SCL(Clock Frequency)			400		kHz
2	Data In Setup Time to SCL High		100			ns
3	Data Out Stable After SCL Low		0			ns
L	SDA Low Setup Time to SCL Low (Start)		100			ns
5	SDA High Hold Time After SCL High (Stop)		100			ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics table.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J =+150°C (typ.) and disengages at T_J =+135°C (typ.). Thermal shutdown is guaranteed by design.

Note 4: For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1112: Micro SMD Wafer Level chip Scale Package (AN-1112)

Note 5: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP} = +125^{\circ}C)$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

Note 6: Junction-to-ambient thermal resistance (θ_{JA}) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36 µm/18 µm/36 µm (1.5 oz/1oz/1.5 oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.

Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical (Typ) numbers are not guaranteed, but do represent the most likely norm. Unless otherwise specified, conditions for typical specifications are: $V_{IN} = 3.6V$ and $T_A = +25^{\circ}C$.

Note 8: The typical curve for Current Limit is measured in closed loop using the typical application circuit, and increasing I_{OUT} until the peak inductor current stops increasing. The value given in the Electrical Table is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed loop inductor current to ramp higher after the trip point by approximately 20 ns × V_{IN}/L

Note 9: The typical curve for Over-Voltage Protection (OVP) is measured in closed loop using the typical application circuit . The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V_{OUT} . The value given in the Electrical Table is found in an open loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. At worst case is an open circuit condition where the output voltage can continue to rise after the OVP comparator trips by approximately I_{IN} ×sqrt(L/C_{OUT})

Note 10: Guaranteed by design, not production tested.

VIN (V)


4.5

5.0

30102848

4.0

Typical Performance Characteristics $V_{IN} = 3.6V$, $C_{OUT} = 10\mu$ F, $C_{IN} = 10\mu$ F, $L = 1\mu$ H (TOKO FDSD0312-1R0, $R_L = 43 \text{ m}\Omega$), Typical Application Circuit, unless otherwise noted.



3.5

LED Efficiency vs VIN

Dual LED's (Flash Brightness Codes 0xBB - 0xFF)

ED.

LED = 1.46

ED = 1.58A

ED = 1.69Å

LED = 1.8A

90

88

86

82

80

78

76

74

72


70


2.5


3.0


ন্থ 84


EFFICIENCY






























.T_A = +85°C

.T_A = +25°C

3.9

4.2

30102888

3.6

= +25°C

4.5

= -40°C

5.0 5.5

T_A=-40°C


4.5

5.0


5.5

30102862


30102898





Indicator Current vs V_{IN} Indicator Register Bits [2:0] = 0x02




















LM3559

Block Diagram



Overview

The LM3559 is a high-power white LED flash driver capable of delivering up to 1.8A of LED current into a single LED, or up to 900 mA into two parallel LEDs. The device incorporates a 2MHz constant frequency, synchronous boost converter, and two high side current sources to regulate the LED current over the 2.5V to 5.5V input voltage range.

During operation when the output voltage is greater than V_{IN} – 150mV the boost converter switches and maintains at least 270 mV across both current sources (LED1 and LED2). This minimum headroom voltage ensures that the current sinks remain in regulation. When the input voltage rises above the LED voltage + current source headroom voltage, the device stops switching and turns the PFET on continuously (Pass mode). In Pass mode the difference between (V_{IN} - I_{LED} x R_{ON_P}), and the voltage across the LEDs is dropped across the current sources.

Four hardware control pins provide control of the LM3559. These include a hardware Flash Enable (STROBE), Dual Flash Interrupt inputs (TX1 and TX2) designed to interrupt the flash pulse during high-battery current conditions, and a logic high hardware enable (HWEN) that can be pulled low to rapidly place the device into shutdown. Additional features of the LM3559 include an internal 4-bit ADC for LED voltage monitoring, an internal comparator for LED thermal sensing via an external NTC thermistor, a battery voltage monitor during flash current turn-on which monitors VIN and optimizes the flash current during low-battery voltage conditions, an input voltage monitor that can force Torch mode or LED shutdown of the Flash current during input under voltage conditions, a low-power Indicator current source with programmable patterns, and a mode for utilizing the flash LEDs as a privacy indicator.

Control of the LM3559 is done via an I²C-compatible interface. This includes adjustment of the Flash and Torch current levels, adjustment of the indicator LED currents and indicator pattern, changing the Flash Timeout Duration, changing the switch current limit, and reading back the ADC results. Additionally, there are 8 flag bits that indicate flash current timeout, LED over-temperature, LED failure (by sensing LED short or output OVP condition during Flash, Torch, or Privacy mode), device thermal shutdown, V_{IN} under-voltage condition, tripping of the VIN Flash Monitor, and the occurrence of a TX interrupt (both TX1 and TX2).

STARTUP (ENABLING THE DEVICE)

Turn-on of the LM3559 is done through bits [1:0] of the Enable Register. Bits [1:0] enable the device in Torch mode, Flash mode, or Privacy Indicate mode. Additionally, bit 6 enables the message indicator at the LEDI/NTC pin. On startup, when V_{OUT} is less than V_{IN} , the internal synchronous PFET turns on as a current source and delivers 350 mA to the output capacitor. During this time both current sources (LED1, and LED2) are off. When the voltage across the output capacitor reaches 2.2V the active current sources can turn on. At turn-on the current sources step through each FLASH and TORCH level until their target LED current is reached (32 µs/step). This gives the device a controlled turn-on and limits inrush current from the V_{IN} supply.

INDEPENDENT LED CONTROL

Bits [4:3] of the Enable register provide for independent turnon and turn-off of the LED1 or LED2 current sources. The LED current is adjusted by writing to the Torch Brightness or Flash Brightness Registers. Both the Torch Brightness and the Flash Brightness Register provide for independent current programming for the LED currents in either LED1 or LED2. (See TORCH BRIGHTNESS REGISTER and FLASH BRIGHTNESS REGISTER Descriptions.)

PASS MODE

At turn-on when the output voltage charges up to (V_{IN} – 150 mV), the LM3559 will decide if the part operates in Pass Mode or Boost mode. If the voltage difference between V_{OUT} and V_{LED} is less than 270 mV, the device operates in Boost Mode. If the difference between V_{OUT} and V_{LED} is greater than 270 mV, the device operates in Pass Mode. In Pass Mode the boost converter stops switching, and the synchronous PFET turns fully on bringing V_{OUT} up to V_{IN} – I_{IN} x R_{PMOS} (R_{PMOS} = 80 mΩ). In Pass Mode the inductor current is not limited by the peak current limit. In this situation the output current must be limited to 3A.

OVER-VOLTAGE PROTECTION

The output voltage is limited to typically 5V (5.075V max). In situations such as the current source open, the LM3559 will raise the output voltage in order to try to keep the LED current at its target value. When V_{OUT} reaches 5V the over-voltage comparator will trip and turn off both the internal NFET and PFET switches. When V_{OUT} falls below 4.88V (typical), the LM3559 will begin switching again.

CURRENT LIMIT


The LM3559 features 4 selectable current limits: 1.4A, 2.1A, 2.7A, and 3.2A. These are programmable through the I²C-compatible interface via bits [6:5] of the Flash Duration Register. When the current limit is reached, the LM3559 stops switching for the remainder of the switching cycle.

Since the current limit is sensed in the NMOS switch there is no mechanism to limit the current when the device operates in Pass Mode. In situations where there could potentially be large load currents at OUT and the LM3559 is operating in Pass mode, the load current must be limited to 3A. In Boost mode or Pass mode, if V_{OUT} falls below approximately 2.3V the part stops switching, and the PFET operates as a current source, limiting the current to typically 350 mA. This prevents damage to the LM3559, and excessive current draw from the battery during output short-circuit conditions.

FLASH MODE

In Flash mode the LED current sources (LED1 and LED2) each provide 16 different current levels from typically 56.25 mA (total) to 1.8A (total) in steps of 56.25 mA. The Flash currents are adjusted via the Flash Brightness Register. Flash mode is activated by writing a (1, 1) to bits [1:0] of the Enable Register or by enabling the hardware flash input (STROBE) via bit [2] of Configuration Register 1 and then pulling the STROBE pin high (high polarity). Once the Flash sequence is activated both current sinks (LED1 and LED2) will ramp up to their programmed Flash current level by stepping through all Torch and Flash levels (32 μ s/step) until the programmed current is reached.

Bit [5] of the Enable Register (STROBE Level/Edge bit) determines how the Flash pulse terminates. With the Level/ Edge bit = 1 the Flash current will only terminate when it reaches the end of the Flash timeout period. With the Level/ Edge bit = 0, Flash mode can be terminated by pulling STROBE low, programming bits [1:0] of the Enable Register with (0,0), or by allowing the Flash timeout period to elapse. If the Level/Edge bit = 0 and STROBE is toggled before the end of the Flash timeout period the timeout period will reset. *Figure 1* and *Figure 2* detail the Flash pulse termination for the different Level/Edge bit settings.





After the Flash pulse terminates; either by a flash timeout, pulling STROBE low or disabling it via the I²C-compatible interface, LED1 and LED2 turn completely off. This happens even when Torch is enabled via the I²C-compatible interface, and the Flash pulse is turned on by toggling STROBE. After a Flash event ends, the EN1, EN0 bits (bits [1:0] of the Enable Register) are automatically reset with (0, 0). The exception occurs when the Privacy Terminate Bit is low (bit [3]) in the Privacy Register. In this case, the specific current source that is enabled for privacy mode will turn back on after the flash pulse if Privacy mode had been enabled before the flash pulse.

FLASH TIMEOUT

The Flash Timeout period sets the amount of time that the Flash Current is being sourced from current sources LED1 and LED2. Bits [4:0] of the Flash Duration Register set the Flash Timeout period. There are 32 different Flash Timeout

durations in steps of 32 ms giving a Flash timeout range of 32 ms to 1024 ms (see *Table 5*).

TORCH MODE

In Torch mode the current sources LED1 and LED2 each provide 8 different current levels (*Table 3*). Torch mode is activated by setting Enable Register bits [1:0] to (1, 0). Once Torch mode is enabled, the current sources will ramp up to the programmed Torch current level by stepping through all of the Torch currents at (32 µs/step) until the programmed Torch current level is reached.

PRIVACY INDICATOR MODE

The current sources (LED1 and/or LED2) can also be used as a privacy indicator before and after flash mode. Privacy indicate mode is enabled by setting the Enable Register bit [1:0] to (0,1). Additionally, the Privacy Register contains the bits to select which current source to use as the privacy indicator (either LED1, LED2, or both), whether or not the privacy

www.national.com

14

indicate mode turns off at the end of the flash pulse, and contains the 8 intensity levels for the privacy indicator.

The intensity of the LEDs in privacy indicate mode is set by PWM'ing the lowest Torch current level (28.125 mA). Bits

[2:0] of the Privacy Register allow for 8 different duty cycles of 10%, 20%, 30%, 40%, 50%, 60%, 70%, and 80%. See *Table 14* for Privacy Register Bit settings. *Figure 3* details the timing for the Privacy Indicate Mode on ILED1 or ILED2.





FIGURE 3. Privacy Indicate Timing

POWER AMPLIFIER SYNCHRONIZATION (TX1)

The TX1/TORCH/GPIO1 pin has a triple function. With Configuration Register 1 Bit [7] = 0 (default) TX1/TORCH/GPIO1 is a Power Amplifier Synchronization input. This mode is designed to reduce the flash LED current when TX1 is pulled high (active high polarity) or low (active low polarity). When the LM3559 is engaged in a Flash event and the TX1/TORCH pin is pulled high, both LED1 and LED2 are forced into Torch mode at the programmed Torch current setting. If TX1 is then pulled low before the Flash pulse terminates, the LED current will return to the previous Flash current level. At the end of the Flash timeout, whether the TX1/TORCH pin is high or low, the current sources will turn off.

The polarity of the TX1 input can be changed from active high to active low by writing a '0' to bit [5] of Configuration Register 1. With this bit set to '0' the LM3559 will be forced into Torch mode when TX1/TORCH is pulled low. *Figure 4* details the functionality of the TX1 Interrupt.

LM3559



HARDWARE TORCH

With Configuration Register 1 Bit [7] = 1, TX1/TORCH is configured as a hardware Torch mode enable. In this mode (TORCH mode), a high at TX1/TORCH turns on the LED current at the programmed Torch current setting. The STROBE input and I²C Enabled flash takes precedence over TORCH mode. In hardware torch mode, both LED1 and LED2 current sources will turn off after a flash event and Configuration Register 1 Bit [7] will be reset to 0. In this situation, to re-enter torch mode via hardware torch, the hardware torch enable bit (Configuration Register 1 Bit [7]) must be reset to 1. *Figure 5* details the functionality of the TX1/TORCH/GPIO1 input.

GPIO1 MODE

With Bit [0] of the GPIO Register set to 1, the TX1/TORCH/ GPIO1 pin is configured as a logic I/O. In this mode the TX1/ TORCH/GPIO1 pin is readable and writable as a logic input/ output via bits [2:1] of the GPIO Register. See *Table 9*.

TX2/INT/GPIO2

The TX2/INT/GPIO2 pin has a triple function. In TX2 mode (Default) the TX2/INT/GPIO2 pin is an active high Flash interrupt. With GPIO Register bit [3] = 1 the TX2/INT/GPIO2 pin is configured as general purpose logic I/O. With GPIO Register bit [6] = 1, and with the TX2/INT/GPIO2 pin configured as a GPIO2 output, the TX2/INT/GPIO2 pin is an interrupt output.

TX2 MODE

In TX2 mode, when Configuration Register 1, bit [6] = 0, the TX2/INT/GPIO2 pin has active low polarity. Under this condition when the LM3559 is engaged in a Flash event and TX2 is pulled low, both LED1 and LED2 are forced into Torch mode. In TX2 mode with Configuration Register 1, bit [6] = 1 the TX2/INT/GPIO2 input has active high polarity. Under this condition when the LM3559 is engaged in a Flash event and the TX2/INT/GPIO2 pin is driven high, both LED1 and LED2 are forced into Torch mode. During a flash interrupt event if the TX2/INT/GPIO2 input is disengaged the LED current will

return to the previous Flash current level. During a flash event, if TX2 is active, the LED current sources will still turn off after the Flash timeout. *Figure 4* details the functionality of the TX2 Interrupt.

TX2 Shutdown

TX2 also has the capability to force shutdown. Bit [0] of Configuration Register 2 set to a '1' changes the TX2 mode from a force Torch when active to a force shutdown when active. For example, if TX2/INT/GPIO2 is configured for TX2 mode with active high polarity, and bit [0] of Configuration Register 2 is set to '1' then when TX2 is driven high, the active current sources (LED1 and/or LED2) will be forced into shutdown. Once the active current sources are forced into shutdown by activating TX2, the current sources can only be re-enabled if TX2 is deactivated and the Flags Register is read back.

GPIO2 MODE


With Bit [3] of the GPIO Register set to 1, the TX2/INT/GPIO2 pin is configured as a logic I/O. In this mode the TX2/INT/GPIO2 pin is readable and writeable as a logic input/output via bits [5:4] of the GPIO Register. See *Table 9*.


INTERRUPT OUTPUT (INT MODE)

The TX2/INT/GPIO2 pin can be reconfigured as an active low interrupt output by setting bit [6] in the GPIO Register to '1' and configuring TX2/INT/GPIO2 as a GPIO2 output. In this mode, TX2/INT/GPIO2 will pull low when any of these conditions exist.

- The LM3559 is configured for NTC mode (Configuration Register 1 bit [4] = 1) and the voltage at LEDI/NTC has fallen below VTRIP (1V typical).
- The LM3559 is configured for VIN Monitor mode (VIN Monitor Register bit [0] = 1) and VIN is below the programmed VIN Monitor Threshold.
- The LM3559 is configured for VIN Flash Monitor mode (VIN Monitor Register bit [3] = 1) and VIN falls below the programmed VIN Flash Monitor Threshold. *Figure 6* details the functionality of the TX2/INT/GPIO2 input.

Once INT is pulled low due to any of the above conditions having been met, INT will only go back high again if any of the conditions are no longer true and the Flags Register is read.





INDICATOR LED/THERMISTOR (LEDI/NTC)

The LEDI/NTC pin serves a dual function, either as a programmable LED message indicator driver, or as a comparator input for negative temperature coefficient (NTC) thermistors.

MESSAGE INDICATOR CURRENT SOURCE (LEDI/NTC)

LEDI/NTC is configured as a message indicator current source by setting Configuration Register 1 bit [4] = 0. The indicator current source is enabled/disabled via Enable Register bit [6]. Enable Register bit [7] programs the Message Indictor for blinking mode. When the message indicator is set for blinking mode the pattern programmed into the Indicator Register and Indicator Blinking Register is sent to the Message Indicator current source. The Indicator Blinking Register controls the following (see *Table 17*):

- 1. Number of blank periods (BLANK #). This has 16 settings. t_{BLANK} = t_{ACTIVE} × BLANK# , where t_{ACTIVE} = t_{PERIOD} × PERIOD#
- 2. Pulse width (t_{PULSE}) has 16 settings between 0 and 480 ms in steps of 32 ms. The pulse width is the duration which the indicator current is at its programmed set point at the end of the ramp-up time.
- The Indicator Register controls the following (see Table 16):
- Indicator current level (I_{IND}). There are 8 message indicator current levels from 2.25 mA to 18 mA in steps of 2.25 mA.



- 2. Number of periods (PERIOD #). This has 8 steps. A period (t_{PERIOD}) is found by ($t_{PERIOD} = t_R + t_F + 2 x t_{PULSE}$). (See *Figure 7* for indicator timing).
- 3. Ramp times $(t_R \text{ or } t_F)$ for turn-on and turn-off of the indicator current source. Four programmable times of 78

ms, 156 ms, 312 ms, and 624 ms are available. The ramp times apply for both ramp-up and ramp-down and are not independently changeable.




FIGURE 7. Message Indicator Timing Diagram

Message Indicator Example 1 (Single Pulse with Dead Time):

As an example, to set up the message indicator for a 312 ms ramp-up and ramp-down, 192 ms pulse width, and 1 pulse followed by a 5s delay. The indicator settings will be as fol-

lows. $t_{R} = t_{F} = 312$ ms, $t_{WIDTH} = 192$ ms ($t_{PERIOD} = 312$ ms x 2 + 192 ms x 2 = 1016 ms). BLANK# setting will be: 5s/1016 ms x 1 (PERIOD# = 1). Giving a BLANK# setting of 5. The resulting waveform will appear as:




FIGURE 8. Message Indicator Example 1

Message Indicator Example 2 (Multiple Pulses with Dead Time):

Another example has the same $t_{\rm R}, t_{\rm F}, t_{\rm PULSE},$ and $t_{\rm BLANK}$ times as before, but this time the PERIOD# is set to 3. Now the

 t_{ACTIVE} time is $t_{PERIOD} \times 3$ = 1016 ms \times 3 = 3048 ms. This results in a blank time of t_{BLANK} = t_{ACTIVE} \times BLANK# = 3.048s \times 5 = 15.24s




FIGURE 9. Message Indicator Example 2

Updating the Message Indicator

The best way to update the message indicator is to disable the Message Indicator output via the Enable Register bit [7], write the new sequence to the Indicator Register and/or Indicator Blinking Register, and then re-enable the Message Indicator. Updating the Indicator Registers on the fly can lead to long delays between pattern changes. This is especially true if the PERIOD#, or BLANK# setting is changed from a high setting to a lower setting.

NTC MODE

Writing a (1) to Configuration Register 1 bit [4] configures the LEDI/NTC pin for NTC mode. In this mode the indicator current source is disabled and LEDI/NTC becomes the positive input to the NTC comparator. NTC mode operates as a LED current interrupt that is triggered when the voltage at LEDI/NTC goes below 1V.

Two actions can be taken when the NTC comparator is tripped. With Configuration Register 2 bit [1] set to '0' the NTC interrupt will force the LED current from Flash mode into Torch

mode. With Configuration Register 2 bit [1] set to '1' the NTC interrupt will force the LED current into shutdown.

Whether in NTC force torch or NTC shutdown, in order to reenter flash mode or torch mode after an NTC event, two things must occur. First, the NTC input must be above the 1V threshold. Secondly, the Flags Register must be read.


To avoid noise from falsely triggering the NTC Comparator, this mode incorporates a 250 μs deglitch timer. With NTC mode active, $V_{LEDI/NTC}$ must go below the trip point (V_{TRIP}) and remain below it, for 250 μs before the LEDs are forced into Torch mode (or shutdown) and the NTC Flag is written.

ALTERNATE EXTERNAL TORCH (AET MODE)

Configuration Register 2 bit [2] programs the LM3559 for Alternative External Torch mode. With this bit set to (0) (default) TX1/TORCH is a flash current interrupt that forces Torch mode only during a Flash event. For example, if TX1/TORCH goes high while the LED current is in Flash mode, the LEDs will be forced into Torch mode only for the duration of the timeout counter. At the end of the timeout counter the LEDs will turn off.

M3559

With Configuration Register 2 bit [2] set to (1) the LM3559 is configured for AET mode and the operation of TX1/TORCH becomes dependent on its occurrence relative to the STROBE input. In this mode, if TX1/TORCH goes high first, then STROBE goes high next, the LEDs are forced into Torch mode with no timeout. In this mode, if TX1/TORCH goes high after STROBE has gone high, then the TX1/TORCH pin operates as a normal LED current interrupt and the LEDs will turn off at the end of the timeout duration (see *Figure 10* for a detailed operation of this mode).



VIN MONITOR

The LM3559 has an internal comparator at IN that monitors the input voltage and can force the LED current into Torch mode or into shutdown, if $V_{\rm IN}$ falls below the programmable VIN Monitor Threshold. Bit 0 in the VIN Monitor Register enables or disables this feature. Bits [2:1] of the VIN Monitor Register program the 4 adjustable thresholds of 2.9V, 3.0V, 3.1V, and 3.2V. Bit 3 in Configuration Register 2 selects whether an undervoltage event forces Torch mode or forces the LEDs off. See *Table 13* for additional information. When the VIN Monitor is active and V_{IN} falls below the programmed VIN Monitor threshold, the active current sources (LED1 and/

or LED2) will either turn off or be forced into the Torch current setting. To reset the LED current to its previous level, $V_{\rm IN}$ must go above the VIN Monitor threshold and the Flags register must be read back. See *Figure 11* for the VIN Monitor Timing Waveform.

To avoid noise from falsely triggering the VIN Monitor, this mode incorporates a 250 μs deglitch timer. With the VIN Monitor active, V_{IN} must go below the VIN Monitor Threshold (V_{IN_TH}) and remain below it for 250 μs before the LEDs are forced into Torch mode (or shutdown) and the VIN Monitor Flag is written.

19




FIGURE 11. VIN Monitor Waveform

VIN FLASH MONITOR (FLASH CURRENT RISING)

A second comparator at IN is available to monitor the input voltage during the flash current turn-on. Bit [3] of the VIN Monitor Register enables/disables this feature. With this bit set to '1' the VIN Flash Monitor is active. Bits [5:4] of the VIN Monitor Register program the 4 selectable thresholds of (2.9V, 3.0V, 3.1V, and 3.2V). The feature operates as follows: during flash current turn-on the active current sources (LED1 and/or LED2) will transition through each of the lower flash and torch current levels until the target flash current is reached. With the VIN Flash Monitor active, if during the flash current turn-on, the input voltage falls below the VIN Flash Monitor threshold, the flash current is set to the level that the current ramp had risen to at the time of the undervoltage event. The Input Voltage Flash Monitor only operates during the ramping up of the flash LED current.

The VIN Flash Monitor ignores the first 2 flash codes during the flash pulse turn on. As a result, if the VIN Flash Monitor is enabled and VIN were to fall below the VIN Flash Threshold as the LED current ramps up through either of the first two levels, then the flash pulse would not be halted until code #3 (168.75 mA per current source).

To avoid noise from falsely triggering the VIN Flash Monitor, this mode incorporates an 8 μ s deglitch timer as well as an internal analog filter at the input of the VIN Flash Monitors Comparator. With the VIN Flash Monitor active, V_{IN} must go

below the VIN Flash Monitor Threshold (V_{IN_FLASH}) and remain below it for 8 μs before the flash current ramp is halted and the VIN Flash Monitor Flag is written.

LAST FLASH REGISTER

Once the VIN Flash Monitor is tripped, the flash code that corresponded to the LED current at which the flash current ramp was halted is written to the Last Flash Register. The Last Flash Register is a read-only register; the lower 4 bits are available to latch the code for LED1 and the upper 4 bits to latch the code for LED2.

For example, suppose that the LM3559 is set up for a single LED with a target flash current of 1125 mA. The VIN Flash Monitor is enabled with the VIN Flash Monitor threshold set to 3.0V (VIN Monitor Register bits [5:4] = 0, 1). When the STROBE input is brought high, the LED current begins ramping up through the torch and flash codes at 32 μ s/code. As the input current increases, the input voltage at the LM3559's IN pin begins to fall due to the source impedance of the battery. By the time the LED current has reached 900 mA (code 0x77 or 450 mA per current source), VIN falls below 3.0V. The VIN Flash Monitor will then stop the flash current ramp and the LM3559 will continue to proceed with the flash pulse, but at 900 mA instead of 1125 mA. *Figure 12* details this sequence.

www.national.com

20




FIGURE 12. VIN Flash Monitor Example

LED VOLTAGE MONITOR

The LM3559 includes a 4-bit ADC which monitors the LED forward voltage (VLED) and stores the digitized value in bits [3:0] of the VLED Monitor Register. The highest voltage of VLED1 or VLED2 is automatically sensed and that becomes the sample point for the ADC. Bit 5, the ADC shutdown bit, enables/disables the ADC with the default state set to enable (bit [5] = 0).

AUTOMATIC CONVERSION MODE

With the ADC enabled, a conversion is performed each time a flash pulse is started. When a flash pulse is started bit [6] of the VLED Monitor Register (End of Conversion bit) is automatically written with a '0'. At the end of the conversion, bit [6] will go high signaling that the VLED data is valid. A read back of the VLED Monitor register will clear the EOC bit. *Figure 13* details the VLED Monitor Automatic Conversion.


MANUAL CONVERSION MODE

The VLED Monitor can be set up for manual conversion mode by setting bit [4] of the VLED Monitor Register to '1'. When

this bit is set high the EOC bit (bit [6]) goes low and a conversion is performed. When the conversion is complete, the EOC bit goes high again. Subsequent conversions are performed in manual mode by reading back the VLED Monitor register, which resets the EOC bit and starts another conversion (see *Figure 14*).

ADC DELAY

The ADC Delay register provides for a programmable delay from 250 µs to 8 ms, in steps of 250 µs. This delay is the delay from when the EOC bit goes low to when the VLED Monitor samples the LED voltage. In Automatic Mode the EOC bit goes low when the Flash LED current hits its target. In Manual mode the EOC bit goes low at the end of a readback of the VLED Monitor Register (or when the manual mode bit (bit 4) is re-written with a 1). *Figure 13* and *Figure 14* detail the timing of the VLED Monitor for both Automatic mode and Manual mode.



FLAGS REGISTER AND FAULT INDICATORS

Eight fault flags are available in the LM3559. These include: a Flash Timeout, a Thermal Shutdown, an LED Failure Flag (LEDF), an LED Thermal Flag (NTC), a VIN Monitor Flag, and a VIN Flash Monitor Flag. Additionally, two LED interrupt flag bits (TX1 interrupt and TX2 interrupt) are set when the corresponding interrupt is activated. Reading back a "1" indicates the flagged event has happened. A read of the Flags Register resets these bits.

FLASH TIMEOUT

The Timeout or (TO flag), (bit [0] of the Flags Register), reads back a (1) if the LM3559 is active in Flash mode and the Timeout period expires before the Flash pulse is terminated. The flash pulse can be terminated before the Timeout period expires by pulling the STROBE pin low (with Enable Register bit [5] = 0), or by writing a (0,0) to bits [1:0] of the Enable Register. The TO flag is reset to (0) by pulling HWEN low, removing power to the LM3559, reading the Flags Register, or when the next Flash pulse is triggered.

www.national.com

THERMAL SHUTDOWN

When the LM3559's die temperature reaches +150°C, the boost converter shuts down, and the NFET and PFET turn off. Additionally, the active current source (LED1 and/or LED2) turn off. When the thermal shutdown threshold is tripped a (1) gets written to bit [1] of the Flags Register (Thermal Shutdown bit). The LM3559 will not start up again until the die temperature falls to below +135°C and the Flags Register is read back, or when the device is shut down and started up again.

LED FAULT

The LED Fault flag (bit 2 of the Flags Register) reads back a (1) if the part is active in Flash or Torch mode and either LED1 or LED2 experience an open or short condition. An LED open condition is signaled if the OVP threshold is crossed at the OUT pin while the device is in Flash or Torch mode. An LED short condition is signaled if the voltage at LED1 or LED2 goes below 500 mV while the device is in Torch or Flash mode. In an LED open condition there is a 2 μ s deglitch time from when the output voltage crosses the OVP threshold to when the

Downloaded from Elcodis.com electronic components distributor

LED Fault Flag is triggered. In an LED short condition there is a 250 μs deglitch time before the LED Fault Flag is set. The LED Fault Flag can only be reset to (0) by pulling HWEN low, doing a power on reset of the LM3559, or by removing the fault condition and reading back the Flags Register.

TX1 AND TX2 INTERRUPT FLAGS

The TX1 and TX2 interrupt flags (bits [3] and [4]) indicate an interrupt event has occurred on the respective TX inputs. Bit 3 will read back a (1) if TX1 is in TX mode and there has been a TX1 event since the last read of the Flags Register. Bit 4 will read back a (1) if TX2 is in TX mode and there has been a TX2 event since the last read of the Flags Register. A read of the Flags Register automatically resets these bits. A TX event on TX1 or TX2, can be a high-to-low transition or a low-to-high transition depending on the setting of the TX1 and TX2 polarity bits (see Configuration Register 1 Bits [6:5]).

LED THERMAL FAULT (NTC Flag)

The NTC flag (bit [5] of the Flags Register) reads back a '1' if the LM3559 is active in Flash or Torch mode, the device is in NTC mode, and the voltage at LEDI/NTC has fallen below

I²C-Compatible Interface

START AND STOP CONDITIONS

The LM3559 is controlled via an I²C-compatible interface. START and STOP conditions classify the beginning and end of the I²C session. A START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. A STOP V_{TRIP} (1V typical). When this has happened and the LM3559 has been forced into Torch mode or LED shutdown (depending on the state of Configuration Register 2 bit [1), the Flags Register must be read, and the voltage at NTC must go above 1V in order to place the device back in normal operation. (See *NTC MODE* section for more details).

INPUT VOLTAGE FLASH MONITOR FAULT

The V_{IN} Flash Monitor Flag (bit [6] of the Flags Register) reads back a '1' when the Input Voltage Flash Monitor is enabled and V_{IN} falls below the programmed VIN Flash Monitor threshold. This flag must be read back in order to resume normal operation after the LED current has been forced to the lower flash current setting.

INPUT VOLTAGE MONITOR FAULT

The V_{IN} Monitor Flag (bit [7] of the Flags Register) reads back a '1' when the Input Voltage Monitor is enabled and V_{IN} falls below the programmed VIN Monitor threshold. This flag must be read back and V_{IN} must go above the VIN Monitor threshold in order to resume normal operation.

condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The I 2 C master always generates the START and STOP conditions.





FIGURE 15. Start and Stop Sequences

The I²C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I²C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH

period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. *Figure 16* shows the SDA and SCL signal timing for the I²C-Compatible Bus. See the **Electrical Characteristics Tables** for timing values.

23






I²C-COMPATIBLE CHIP ADDRESS

The device address for the LM3559 is 1010011 (0xA7 for read and 0xA6 for write)). After the START condition, the I²C master sends the 7-bit address followed by an eighth read or write bit (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates

a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.





TRANSFERRING DATA

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the

master. The master releases SDA (HIGH) during the 9th clock pulse (write mode). The LM3559 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.

Register Descriptions

TABLE 1. LM3559 Internal Registers

Register Name	Internal Hex Address	Power On/RESET Value
Enable	0x10	0x18
Privacy	0x11	0x58
Indicator	0x12	0x00
Indicator Blinking	0x13	0x00
Privacy PWM	0x14	0xF0
GPIO	0x20	0x80
VLED Monitor (ADC)	0x30	0x80
ADC Delay	0x31	0xC0
VIN Monitor	0x80	0xC0
Last Flash	0x81	0x00
Torch Brightness	0xA0	0x52
Flash Brightness	0xB0	0xDD
Flash Duration	0xC0	0x6F
Flags	0xD0	0x00
Configuration 1	0xE0	0x68
Configuration 2	0xF0	0xF0

ENABLE REGISTER

Bits [1:0] of the Enable Register controls the on/off state of Torch mode, Flash mode, and Privacy Indicate mode. Bits [4:3] turn on/off the main current sources (LED1 and LED2). Bit [5] sets the level or edge control for the STROBE input. Bits 7 and 6 control the Indicator current source (see *Table 2*).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(EN Blink)	(EN	(STROBE	(LED2	(LED1	(Not Used)	(EN1)	(EN0)
,	Message	Level/Edge)	Enable)	Enable)	`	, ,	
	Indicator)		,				
0 = Message	0 = Message	0 = (Level Sensitive)	0 = LED2 off	0 = LED1 off	N/A	Enable Bits	
Indicator	Indicator is	When STROBE goes	1 = LED2 on	1 = LED1 on		00 = Current	Sources are
Blinking	disabled	high, the flash current	(default)	(default)		Shutdown (de	efault)
Function is	(default)	will turn on and remain				01 = Privacy I	ndicator Mode
disabled (See	1= Message	on for the duration the				10 = Torch M	ode
Note below).	Indicator is	STROBE pin is held				11 = Flash Mo	ode (bits reset
(default)	enabled.	high or until the Flash				at timeout)	
1 = Message		Timeout occurs,					
Indicator		whichever comes first.					
Blinking		(default)					
Function is		1 = (Edge Triggered)					
enabled. The		When STROBE goes					
message		high, the flash current					
indicator		will turn on and remain					
blinks the		on for the duration of					
pattern		the Flash timeout.					
programmed							
in the							
Indicator							
Register and							
Indicator							
Blinking							
Register							

Note: Bit 7 Enables/Disables the Message Indicator Blinking Function. With this bit set to 0 and Bit 6 set to 1, the Message Indicator turns on constantly at the programmed current as set in the Indicator Register, bits [2:0].

TORCH BRIGHTNESS REGISTER

Bits [2:0] of the Torch Brightness Register set the Torch current for LED1. Bits [5:3] set the Torch current for LED2. (see *Table 3*).

Bit 7 (N/A)	Bit 6 (N/A)	Bit 5 (TC2A)	Bit 4 (TC2B)	Bit 3 (TC2C)	Bit 2 (TC1A)	Bit 1 (TC1B)	Bit 0 (TC1C)	
(Not Used)	LED2 Torch Current Select Bits			LED1 Torch Current Select Bits				
		000 = 28.125 mA (56.25 mA total)			000 = 28.125 mA (56.25 mA total)			
		001 = 56.25 mA (112.5 mA total)			001 = 56.25 mA (112.5 mA total)			
		010 = 84.375 r	nA (168.75 mA	total) default	010 = 84.375 m	nA (168.75 mA	total) default	
		011 = 112.5 m	A (225 mA tota	l)	011 = 112.5 mA (225 mA total)			
		100 = 140.625	mA (281.25 m	A total)	100 = 140.625 mA (281.25 mA total)			
	101 = 168			otal)	101 = 168.75 mA (337.5 mA total)			
	110 = 196.875 mA (393.75 mA total)			A total)	110 = 196.875 mA (393.75 mA total)			
		111 = 225 mA	(450 mA total)		111 = 225 mA (450 mA total)			

TABLE 3. Torch Brightness Register Descriptions

FLASH BRIGHTNESS REGISTER

Bits [3:0] of the Flash Brightness Register set the Flash current for LED1. Bits [7:4] set the Flash current for LED2. (see *Table 4*).

Bit 7 (FC2A)	Bit 6 (FC2B)	Bit 5 (FC2C)	Bit 4 (FC2D)	Bit 3 (FC1A)	Bit 2 (FC1B)	Bit 1 (FC1C)	Bit 0 (FC1D)		
LED2 Flash Current Select Bits				LED1 Flash Curr	ent Select Bits				
0000 = 56.25 n	nA (112.5 mA to	tal)		0000 = 56.25 mA	(112.5 mA total)			
0001 = 112.5 n	nA (225 mA tota	l)		0001 = 112.5 mA	(225 mA total)				
0010 = 168.75	mA (337.5 mA t	otal)		0010 = 168.75 m	A (337.5 mA tota	al)			
0011 = 225 mA	(450 mA total)			0011 = 225 mA (4	150 mA total)				
0100 = 281.25	mA (562.5 mA t	otal)		0100 = 281.25 m	A (562.5 mA tota	al)			
0101 = 337.5 n	nA (675 mA tota	l)		0101 = 337.5 mA (675 mA total)					
0110 = 393.75	mA (787.5 mA t	otal)		0110 = 393.75 mA (787.5 mA total)					
0111 = 450 mA	(900 mA total)			0111 = 450 mA (900 mA total)					
1000 = 506.25	mA (1012.5 mA	total)		1000 = 506.25 mA (1012.5 mA total)					
1001 = 562.5 n	nA (1125 mA tot	al)		1001 = 562.5 mA (1125 mA total)					
1010 = 618.75	mA (1237.5 mA	total)		1010 = 618.75 mA (1237.5 mA total)					
1011 = 675 mA	(1350 mA total)		1011 = 675 mA (1350 mA total)					
1100 = 731.25	mA (1562.5 mA	total)		1100 = 731.25 mA (1562.5 mA total)					
1101 = 787.5 mA (1575 mA total) Default				1101 = 787.5 mA (1575 mA total) Default					
1110 = 843.75 mA (1687.5 mA total)				1110 = 843.75 mA (1687.5 mA total)					
1111 = 900 mA	(1800 mA total)		1111 = 900 mA (1800 mA total)					

FLASH DURATION REGISTER Bits [4:0] of the Flash Duration Register set the Flash Timeout duration. Bits [6:5] set the switch current limit. (see *Table 5*).

TABLE 5. Flash Duration Register Descriptions

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(Not used)	(CL1)	(CL0)	(T4)	(T3)	(T2)	(T1)	(T0)
N/A	Current Limit	Select Bits	Flash timeout	Select Bits			
	00 = 1.4A Peak	Current Limit	00000 = 32 ms	timeout			
	01 = 2.1A Peak	Current Limit	00001 = 64 ms	timeout			
	10 = 2.7A Peak	Current Limit	00010 = 96 ms	timeout			
	11 = 3.2A Peak	Current Limit	00011 = 128 m				
	(default)		00100 = 160 m				
			00101 = 192 m				
			00110 = 224 m				
			00111 = 256 m				
			01000 = 288 m				
			01001 = 320 m				
			01010 = 352 m				
			01011 = 384 m				
			01100 = 416 m				
			01101 = 448 m				
			01110 = 480 m				
				s timeout (defa	ult)		
			10000 = 544 m				
			10001 = 576 m				
			10010 = 608 m				
			10011 = 640 m 10100 = 672 m				
			10100 = 672 m 10101 = 704 m				
			10101 = 704 m 10110 = 736 m				
			10110 = 738 m 10111 = 768 m				
			11000 = 800 m				
			11000 = 800 m 11001 = 832 m				
			11001 = 832 m 11010 = 864 m				
			11010 = 804 m 11011 = 896 m				
			11100 = 928 m				
			11100 = 920 m				
			11110 = 992 m				
			11110 = 392 m				

FLAGS REGISTER

The Flags Register holds the flag bits indicating: Flash Timeout, Thermal Shutdown, LED Fault (Open or Short), TX Interrupts (TX1 and TX2), LED Thermal Fault (NTC), VIN Monitor Trip, and VIN Flash Monitor Trip. All Flags are cleared on read back of the Flags Register. (see *Table 6*).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			-				
(V _{IN} Monitor)	(VIN Flash	(NTC Fault)	(TX2	(TX1 Interrupt)	(LED Fault)	(Thermal	(Flash
	Monitor)		Interrupt)			Shutdown)	timeout)
$0 = V_{IN}$ is	VIN did not fall	0 = LEDI/NTC	0 = TX2 has	0 = TX1 has not	0 = Proper	0 = Die	0 = Flash
above the VIN	below the VIN	pin is above	not changed	changed state	LED	Temperature	timeout did not
Monitor	Flash Monitor	1V(default)	state (default)	(default)	Operation	below	expire
Threshold or	threshold				(default)	Thermal	(default)
VIN Monitor	during the					Shutdown	
Threshold is	flash pulse					Limit (default)	
Disabled	turn-on or VIN						
(default)	Flash Monitor						
	is disabled						
	(default)						
1 = VIN	1 = VIN Flash	1 = NTC mode	1 = TX2 has	1 = TX1 has	1 = LED	1 = Die	1 = Flash
Monitor is	Monitor is	is enabled and	changed state	changed state	Failed (Open	Temperature	timeout
enabled and	enabled and	LEDI/NTC has	(TX2 mode	(TX1 mode only)	or Short)	has crossed	Expired
V _{IN} has fallen	V _{IN} fell below	fallen below	only)			the Thermal	
below the	the	1V				Shutdown	
programmed	programmed					Threshold	
threshold	VIN Flash						
	Monitor						
	threshold						
	during the						
	flash pulse						
	turn-on						

TABLE 6. Flags Register Descriptions

CONFIGURATION REGISTER 1

Configuration Register 1 holds the STROBE Input Enable bit, the STROBE polarity bit, the NTC Enable bit, the polarity se-

lection bits for TX1 and TX2, and the Hardware Torch Enable bit (see *Table 7*).

Bit 7 (Hardware Torch Mode	Bit 6 (TX2 Polarity)	Bit 5 (TX1 Polarity)	Bit 4 (NTC Mode Enable)	Bit 3 (STROBE Polarity)	Bit 2 (STROBE Input Enable)	Bit 1 (Not Used)	Bit 0 (Not Used)
Enable)					• •		
0 = TX1/	0 = TX2 is	0 = TX1 is	0 = LEDI/NTC	0 = STROBE	0 = STROBE	N/A	N/A
TORCH is a	configured for	configured for	pin is	Input Enable is	Pin disabled		
TX input	active low	active low	configured as	active low.	(default)		
(default)	polarity	polarity	an indicator	Pulling			
			output	STROBE low			
			(default)	will turn on			
				Flash current			
1 = TX1/	1 =TX2 pin is	1 = TX1 is	1 = LEDI/NTC	1 = STROBE	1 = STROBE		
TORCH pin is	configured for	configured for	is configured	Input is active	Input enabled		
a hardware	active high	active high	as a	high. Pulling			
TORCH	polarity	polarity	comparator	STROBE high			
enable. This	(default)	(default)	input for an	will turn on			
bit is reset to 0			NTC	Flash current			
after a flash			thermistor	(default)			
event.							

TABLE 7. Configuration Register 1 Descriptions

CONFIGURATION REGISTER 2

Configuration Register 2 holds the TX2 shutdown select bit, the NTC shutdown select bit, the Alternate External Torch

mode enable bit, and the VIN Monitor Shutdown bit (see *Table 8*).

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (Not used)	Bit 4 (Not used)	Bit 3 (V _{IN} Monitor Shutdown)	Bit 2 (AET mode)	Bit 1 (NTC Shutdown)	Bit 0 (TX2 Shutdown)
N/A	N/A	N/A	N/A	0 = V _{IN} falling below the programmed VIN Monitor Threshold will force the LED current into the programmed torch current (default)	0 = AET Mode Disabled (default)	0 = Voltage at LEDI/NTC falling below V _{TRIP} will force the active current source (LED1 and/or LED2) to the programmed torch current. (default)	0 = TX2 event will force the LED current to the programmed torch current (default)
				1 = V _{IN} falling below the programmed VIN Monitor Threshold will force the LED current into shutdown.	1 = AET Mode Enabled	1 = Voltage at LEDI/NTC falling below V_{TRIP} will force the active current source (either LED1 and/or LED2) into shutdown.	1 = TX2 event will force the LED current into shutdown.

TABLE 8. Configuration Register 2 Bit Descriptions

GPIO REGISTER

The GPIO register contains the control bits which change the state of the TX1/TORCH/GPIO1 pin and the TX2/INT/GPIO2 pins to general purpose I/O's (GPIO's). Additionally, bit 6 of this register contains the interrupt configuration bit. *Table 9* describes the bit description and functionality of the GPIO register. To configure the TX1 or TX2 pins as GPIO outputs an initial double write is required to register 0x20. For example, to configure TX2 to output a logic high, an initial write of 0xB8 would need to occur twice, to force GPIO2 low. Subsequent writes to GPIO2 after the initial set-up only requires a

single write. To read back the GPIO inputs, a write, then a read, of register 0x20 must occur each time the data is read. For example, if GPIO2 is set up as a GPIO input and the GPIO2 input has then changed state, first a write to 0x20 must occur, then the following readback of register 0x20 will show the updated data. When configuring TX2 as an interrupt output, the TX2/GPIO2/INT pin must first be configured as a GPIO output (double write). For example, to configure TX2/GPIO2/INT for INT mode, a write of 0xF8 to register 0x20 must be done twice.

TABLE 9. GPIO Register

Bit 7 (Not Used)	Bit 6 (TX2/INT/GPIO2 Interrupt Enable)	Bit 5 (TX2/INT/ GPIO2 data)	Bit 4 (TX2/INT/ GPIO2 data direction)	Bit 3 (TX2/INT/ GPIO2 Control)	Bit 2 (TX1/TORCH/ GPIO1 data)	Bit 1 (TX1/TORCH/ GPIO1 data direction)	Bit 0 (TX1/TORCH/ GPIO1 Control)
N/A	0 = TX2/INT/ GPIO2 is configured according to bit 3 of this register (default)	This bit is the read or write data for the GPIO2 pin in GPIO mode	0 = TX2/INT/ GPIO2 is a GPIO Input (default)	0 = TX2/INT/ GPIO is a TX2 interrupt (default)	This bit is the read or write data for the GPIO1 pin in GPIO mode	0 = TX1/ TORCH/GPIO1 is a GPIO input (default)	0 = TX1/ TORCH/ GPIO1 pin is configured according to Configuration Register 1 bit [7] (default)
	1 = with bits [4:3] = 11, TX2/INT/ GPIO2 is an interrupt output. See Interrupt section.		1 = TX2/INT/ GPIO2 is a GPIO Output	1 = TX2/INT/ GPIO2 is configured as a GPIO		1 TX1/ TORCHGPIO1 is an output	1 = TX1/ TORCH/ GPIO1 pin is configured as a GPIO

LAST FLASH REGISTER

The Last Flash Register is a read only register which is loaded with the flash code corresponding to the flash level that the LM3559 was at if any of the following events happens:

- 1. Voltage at LEDI/NTC falling below V_{TRIP} with the device in NTC mode (Configuration Register 1 bit [4] = 1)
- Input voltage falling below the programmed VIN Monitor Threshold with device in VIN Monitor mode (VIN Monitor Register bit [0] = 1)
- Input voltage falling below the programmed VIN Flash Monitor Threshold with the device in VIN Flash Monitor mode (VIN Monitor Register bit [3] = 1).

The Last Flash Register is updated at the same time that the corresponding Flag bit is written to the Flags Register. This results in a delay of 250 μs from when $V_{LEDI/NTC}$ (NTC mode) crosses V_{TRIP} , or V_{IN} (VIN Monitor enabled) crosses the $V_{IN_{-}TH}$. During VIN Flash Monitor there is a 8 μs deglitch time so the VIN Flash Monitor Flag is written (and the Last Flash Register is updated) 8 μs after V_{IN} falls below V_{IN} FLASH.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
(LF2A)	(LF2B)	(LF2C)	(LF2D)	(LF1A)	(LF1B)	(LF1C)	(LF1D)		
These bits are	read only and re	epresent the Fla	sh Current	These bits are rea	ad only and repre	esent the Flash (Current Code for		
Code for LED2	that the LM355	9 was at during	the interrupt.	LED1 that the LM	13559 was at du	ring the interrupt			
0000 = 56.25 n	nA (112.5 mA to	tal)		0000 = 56.25 mA	(112.5 mA total)			
0001 = 112.5 n	nA (225 mA tota	l)		0001 = 112.5 mA	(225 mA total)				
0010 = 168.75	mA (337.5 mA t	otal)		0010 = 168.75 m	A (337.5 mA tota	al)			
0011 = 225 mA	(450 mA total)			0011 = 225 mA (4	450 mA total)				
0100 = 281.25	mA (562.5 mA to	otal)		0100 = 281.25mA (562.5 mA total)					
0101 = 337.5 n	nA (675 mA tota	l)		0101 = 337.5 mA (675 mA total)					
0110 = 393.75	mA (787.5 mA t	otal)		0110 = 393.75 mA (787.5 mA total)					
0111 = 450 mA	(900 mA total)			0111 = 450 mA (900 mA total)					
1000 = 506.25	mA (1012.5 mA	total)		1000 = 506.25 mA (1012.5 mA total)					
1001 = 562.5 n	nA (1125 mA tot	al)		1001 = 562.5 mA (1125 mA total)					
1010 = 618.75	mA (1237.5 mA	total)		1010 = 618.75 mA (1237.5 mA total)					
1011 = 675 mA	(1350 mA total)		1011 = 675 mA (1350 mA total)					
1100 = 731.25	mA (1562.5 mA	total)		1100 = 731.25 mA (1562.5 mA total)					
1101 = 787. 5n	nA (1575 mA tot	al)		1101 = 787. 5mA (1575 mA total)					
1110 = 843.75	mA (1687.5 mA	total)		1110 = 843.75 mA (1687.5 mA total)					
1111 = 900 mA	(1800 mA total)		1111 = 900 mA (1800 mA total)					

TABLE 10. Last Flash Register Descriptions

VLED MONITOR REGISTER

The VLED Monitor Register controls the internal 4-bit analog to digital converter. Bits [3:0] of this register contain the 4-bit data of the LED voltage. This data is the digitized voltage of the highest of either VLED1 to GND or VLED2 to GND. Bit [4] is the Manual Mode enable which provides for a manual conversion of the ADC. In Manual Mode the Automatic Conversion is still performed. In automatic conversion mode a conversion is performed each time a flash pulse is initiated. Bit [5] is the ADC shutdown bit. Bit [6] signals the end of conversion. This is a read-only bit that goes high when a conversion is complete and data is ready. A read of the VLED Monitor Register clears the End of Conversion bit (see).

Bit 7 (Not	Bit 6 (End of	Bit 5 (Shutdown)	Bit 4 (Manual Mode	Bit 3 (ADC3)	Bit 2 (ADC2)	Bit 1 (ADC1)	Bit 0 (ADC0)
Used)	Conversion)		Enable)				
N/A	0 = Conversion in progress (default)	0 = ADC is enabled (default)	0 = Manual Mode Disabled (default)	0001 = (3.2V ≤	< 3.2V) (default ≦ VLED < 3.3V) ≤ VLED < 3.4V))	
	1 = Conversion done	1 = ADC is shutdown, no conversion is performed	1 = Manual Mode is Enabled	0100 = (3.5V ≤ 0101 = (3.6V ≤ 0110 = (3.7V ≤ 0111 = (3.8V ≤ 1000 = (3.9V ≤ 1001 = (4.0V ≤ 1010 = (4.1V ≤ 1011 = (4.2V ≤ 1100 = (4.3V ≤ 1101 = (4.4V ≤	<pre>≤ VLED < 3.5V) ≤ VLED < 3.6V) ≤ VLED < 3.7V) ≤ VLED < 3.8V) ≤ VLED < 3.9V) ≤ VLED < 4.0V) ≤ VLED < 4.1V) ≤ VLED < 4.2V) ≤ VLED < 4.2V) ≤ VLED < 4.2V) ≤ VLED < 4.5V) ≤ VLED < 4.6V) ≤ VLED < 4.6V)</pre>		

TABLE 11. VLED Monitor Register Descriptions

ADC DELAY REGISTER

The ADC Delay Register programs the delay from when the EOC bit goes low to when a conversion is initiated. This delay applies to both Manual Mode and Automatic Mode. Bit 5 is the No-Delay bit and can set the delay to effectively 0. (See Table 12, Figure 13, and Figure 14.)

TABLE 12. ADC Delay Register

Bit 7 (Not Used)	Bit 6 (Not used)	Bit 5 (No Delay)	Bit 4 (D1)	Bit 3 (D2)	Bit 2 (D3)	Bit 1 (D4)	Bit 0 (D5)
N/A		0 = Delay is set by bits [4:0] (default) 1 = no delay from when the EOC goes low to when the conversion is started.	Bits [4:0] progra a conversion is 00000 = 250 µs : : : : 11111 = 8ms	started (250 µs		EOC bit goes	low to when

INPUT VOLTAGE MONITOR REGISTER

The VIN Monitor Register contains the Enable bit for the VIN Monitor, the threshold select for the VIN Monitor, the enable bit for the VIN Flash Monitor, and the threshold select for the VIN Flash Monitor (see Table 13).

	12	VIN	Monitor	Register
IADLE	15.	VIIN	wonitor	negister

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (VIN Flash	Bit 4 (VIN Flash	Bit 3 (VIN Flash	Bit 2 (VIN Monitor	Bit 1 (VIN Monitor	Bit 0 (VIN Monitor
	· · · ·	Monitor	Monitor	Monitor	Threshold 1)	Threshold 0)	Enable)
		Threhold 1)	Threhold 0)	Enable)			
N/A	-	00= 2.9V (defa	ult)	0 = VIN Flash	00 = 2.9V (def	ault)	0 = VIN Monitor
		01 = 3.0V		Monitor is	01= 3.0V		disabled (default)
		10 = 3.1V		disabled	10 = 3.1V		
		11 = 3.2V		(default)	11 = 3.2V		
				1 = VIN Flash			1 = VIN Monitor
				Monitor is			enabled
				enabled			

PRIVACY REGISTER

The Privacy Register contains the bits to control which current source is used for the privacy indicator (LED1 or LED2 or both), whether the privacy indicator turns off or remains on after the flash pulse terminates, and the duty cycle settings (between 10% and 80%) for setting the privacy LED current (see Table 14).

Bit 5	Bit 4	Bit 3	Bit 2 (PD2)
(LED2	(LED1	(Privacy	

TABLE 14. Privacy Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 (PD2)	Bit 1 (PD1)	Bit 0 (PD0)
(Blink 2)	(Blink 1)	(LED2	(LED1	(Privacy			
		Privacy)	Privacy)	Terminate)			
00 = No Blinki	ng	0 = LED2 is off	0 = LED1 is off	0 = Privacy	Privacy mode current levels (% of minimum		of minimum
01 = 128 ms	Blink Period	for privacy	for privacy	mode turns	torch current)		
(default)		mode	mode	back on at the	t the 000 = 10% (default)		
10 = 256 ms E	Blink Period	(default)	1 = LED1 is on	end of the	001 = 20%		
11 = 512 ms E	Blink Period	1 = LED2 is on	for privacy	flash pulse	010 = 30%		
		for privacy	mode	1 = Privacy	011 = 40%		
		mode	(default)	mode turns off	100 = 50%		
				at the end of	101 = 60%		
				the flash pulse	110 = 70%		
				(default)	111 = 80%		

PRIVACY PWM PERIOD REGISTER

The Privacy PWM Register contains the bits to control the PWM period for the privacy indicate mode (see *Table 15*).

TABLE 15. Privacy PWM Period Register

Bits 7-3	Bit 2	Bit 1	Bit 0	
(Not Used)	(P3)	(P2)	(P1)	
	000 = 5.12	000 = 5.12 ms		
	001 = 2.56	001 = 2.56 ms		
	010 = 1.28	010 = 1.28 ms		
	011 = 640 μ	011 = 640 μs		
	1XX = 320	1XX = 320 μs		

INDICATOR REGISTER

The Message Indicator Register contain the bits which control the following: 1. Indicator current level

2. Pulse width

3. Ramp times for turn-on and turn-off of the indicator current source (see *Figure 18* for the message indicator timing diagram).

TABLE 16. Indicator Register

Bit 7 (R2)	Bit 6 (R1)	Bit 5 (P3)	Bit 4 (P2)	Bit 3 (P1)	Bit 2 (I3)	Bit 1 (l2)	Bit 0 (I1)
(t _{RAMP})		(PERIOD#)			(I _{IND})		
00 = 78 ms (default) 000 = 0 (default							
01 = 156 ms 001 = 1		001 = 4.5 mA					
10 = 312 ms	ms 010 = 2		010 = 6.75 mA				
11 = 624 ms		011 = 3			011 = 9 mA		
		100 = 4		100 = 11.25 mA			
		101 = 5		101 = 13.5 mA			
1		110 = 6		110 = 15.75 mA			
111 = 7				111 = 18 mA			


INDICATOR BLINKING REGISTER

The Indicator Blinking Register contain the bits which control the following:

- 1. Number of periods ($t_{PERIOD} = t_{RAMP} \times 2 + t_{PULSE} \times 2$)
- 2.
- Active Time ($t_{ACTIVE} = t_{PERIOD} \times PERIOD#$) Blank Time ($t_{BLANK} = t_{ACTIVE} \times BLANK#$) (see *Figure 18*) З.

TABLE 17. Indicator Blinking Register

Bit 7 (M4)	Bit 6 (M3)	Bit 5 (M2)	Bit 4 (M1)	Bit 3 (PW4)	Bit 2 (PW3)	Bit 1 (PW2)	Bit 0 (PW1)	
BLANK#				Pulse Time (t _{PL}	JLSE)			
0000 = 0 (defa	ult)			0000 = 0 (defa				
0001 = 1				0001 = 32 ms				
0010 = 2				0010 = 64 ms				
0011 = 3				0011 = 92 ms				
0100 = 4				0100 = 128 ms				
0101 = 5	0101 = 5			0101 = 160 ms				
0110 = 6	0110 = 6			0110 = 196 ms				
0111 = 7				0111 = 224 ms				
1000 = 8				1000 = 256 ms				
1001 = 9				1001 = 288 ms				
1010 = 10				1010 = 320 ms				
1011 = 11				1011 = 352 ms				
1100 = 12			1100 = 384 ms					
1101 = 13			1101 = 416 ms					
1110 = 14			1110 = 448 ms					
1111 = 15				1111 = 480 ms				





LM3559

Applications Information

OUTPUT CAPACITOR SELECTION

The LM3559 is designed to operate with at least a 10 μ F ceramic output capacitor. When the boost converter is running the output capacitor supplies the load current during the boost converters on-time. When the NMOS switch turns off the inductor energy is discharged through the internal PMOS switch, supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on-time and a rise in the output voltage during the off-time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

For proper operation the output capacitor must be at least a 10 μF ceramic. Larger capacitors such as a 22 μF or capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge (ΔV_Q) and the ripple due to the capacitors ESR (ΔV_{ESR}) use the following equations:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{I_{LED} \times (V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times C_{OUT}}$$

The output voltage ripple due to the output capacitors ESR is

 $\Delta V_{\text{ESR}} = \mathsf{R}_{\text{ESR}} \, \mathsf{x} \left(\frac{\mathsf{I}_{\text{LED}} \, \mathsf{x} \, \mathsf{V}_{\text{OUT}}}{\mathsf{V}_{\text{IN}}} \right) + \Delta \mathsf{I}_{\text{L}}$

where

$$\Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$

In ceramic capacitors the ESR is very low so a close approximation is to assume that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. *Table 18* lists different manufacturers for various output capacitors and their case sizes suitable for use with the LM3559.

INPUT CAPACITOR SELECTION

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the LM3559's boost converter, and reduces noise on the boost converter's input terminal that can feed through and disrupt internal analog signals. In the Typical Application Circuit a 10 μ F ceramic input capacitor works well. It is important to place the input capacitor as close as possible to the LM3559's input (IN) terminal. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. *Table 18* lists various input capacitors that or recommended for use with the LM3559.

Manufacturer	Part Number	Value	Case Size	Voltage Rating
TDK Corporation	C1608JB0J106M	10 µF	0603 (1.6mm×0.8mm×0.8mm)	6.3V
TDK Corporation	C2012JB1A106M	10 µF	0805 (2mm×1.25mm×1.25mm)	10V
TDK Corporation	C2012JB0J226M	22 µF	0805 (2mm×1.25mm×1.25mm)	6.3V
Murata	GRM188R60J06M	10 µF	0603 (1.6mmx0.8mmx0.8mm)	6.3V
Murata	GRM21BR61A106KE19	10 µF	0805 (2mm×1.25mm×1.25mm)	10V
Murata	GRM21BR60J226ME39L	22 µF	0805 (2mm×1.25mm×1.25mm)	6.3V

TABLE 18. Recommended Input/Output Capacitors (X5R Dielectric)

INDUCTOR SELECTION

found by:

The LM3559 is designed to use a 1 μ H or 2.2 μ H inductor. *Table 19* lists various inductors and their manufactures that can work well with the LM3559. When the device is boosting (V_{OUT} > V_{IN}) the inductor will typically be the largest area of efficiency loss in the circuit. Therefore choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than the maximum operating peak current of the LM3559. This prevents excess efficiency loss that can occur with inductors that operate in saturation and prevents over heating

of the inductor and further efficiency loss. For proper inductor operation and circuit performance ensure that the inductor saturation and the peak current limit setting of the LM3559 is greater than $I_{\rm PEAK}$ in the following calculation:

$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + \Delta I_{L} \text{ where } \Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$

 $f_{\rm SW}$ = 2MHz, and efficiency can be found in the Typical Performance Characteristics plots.

Manufacturer	L	Part Number	Dimensions (L×W×H)	I _{SAT}	R _{DC}
ТОКО	2.2 µH	FDSD0312-H-2R2M	3mm×3.2mm×1.2mm	2.3A	105 m Ω
ТОКО	1µH	FDSD0312-H-1R0M	3mm×3.2mm×1.2mm	3.4A	$43\mathrm{m}\Omega$
ТОКО	1.5µH	FDSD0312-H-1R5M	3mm×3.2mm×1.2mm	2.8A	71 mΩ
ТОКО	2.2µH	FDSD0312-2R2M	3mm x 3mm x 1.2mm	2.3A	145 m Ω
токо	1µH	FDSD0312-1R0M	3mm x 3mm x 1.2mm	3.4A	$70 \text{m}\Omega$

TABLE 19. Recommended Inductors

Manufacturer	L	Part Number	Dimensions (L×W×H)	I _{SAT}	R _{DC}
TDK	1µH	VLS4012ET-1R0N	4mm x 4mm x 1.2mm	2.8A	50mΩ
TDK	2.2 µH	VLS252012T-2R2M1R3	2mm×2.5mm×1.2mm	1.5A	TBD

NTC THERMISTOR SELECTION

Programming bit [4] of Configuration Register 1 with a (1) selects NTC mode and makes the LEDI/NTC pin a comparator input for flash LED thermal sensing. *Figure 19* shows the LM3559 using the NTC thermistor circuit. The thermal sensor resistor divider is composed of R3 and R(T), where R(T) is the Negative Temperature Coefficient Thermistor, V_{BIAS} is the bias voltage for the resistive divider, and R3 is used to linearize the NTC's response around the NTC comparators trip point. C_{BYP} is used to filter noise at the NTC input.




FIGURE 19. LM3559 Typical Application Circuit with Thermistor

In designing the NTC circuit, we must choose values for $V_{\text{BIAS}},\,R(T)$ and R3. To begin with, NTC thermistors have a non-linear relationship between temperature and resistance:

$$R(T) = R_{25^{\circ}C} \times e^{\left[\beta \left(\frac{1}{T^{\circ}C + 273} - \frac{1}{298}\right)\right]}$$

where β is given in the thermistor datasheet and R_{25C} is the thermistors value at +25°C. R3 is chosen so that the temperature-to-resistance relationship becomes more linear and can be found by solving for R3 in the R(T) and R3 resistive divider:

$$R3 = \frac{R_{T(TRIP)}(V_{BIAS} - V_{TRIP})}{V_{TRIP}}$$

where R(T)_{TRIP} is the thermistors value at the temperature trip point and V_{TRIP} = 1V (typical). As an example, with V_{BIAS} = 2.5V and a thermistor whose nominal value at +25°C is 100 k Ω and a β = 4500K, the trip point is chosen to be +93°C. The value of R(T) at 93°C is:

R(T) = 100 kΩ x e^{$$\left[\beta\left(\frac{1}{93+273}-\frac{1}{298}\right)\right]$$} = 6.047 kΩ
R3 is then: $\frac{6.047 k\Omega x (2.5V - 1V)}{1V}$ = 9.071 kΩ

Figure 20 shows the linearity of the thermistor resistive divider of the previous example.




FIGURE 20. Thermistor Resistive Divider Response vs Temperature

Layout Recommendations


The high switching frequency and large switching currents of the LM3559 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range.

- 1. Place C_{IN} on the top layer (same layer as the LM3559) and as close to the device as possible. The input capacitor conducts the driver currents during the low side MOSFET turn-on and turn-off and can see current spikes over 1A in amplitude. Connecting the input capacitor through short wide traces to both the IN and GND terminals will reduce the inductive voltage spikes that occur during switching and which can corrupt the V_{IN} line.
- 2. Place C_{OUT} on the top layer (same layer as the LM3559) and as close as possible to the OUT and GND terminal. The returns for both C_{IN} and C_{OUT} should come together at one point, and as close to the GND pin as possible. Connecting C_{OUT} through short wide traces will reduce the series inductance on the OUT and GND terminals that can corrupt the V_{OUT} and GND line and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There should be a low-impedance connection from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the SW node should be small so as to reduce the capacitive coupling of the high dV/dt present at SW that can couple into nearby traces.

- 4. Avoid routing logic traces near the SW node so as to avoid any capacitively coupled voltages from SW onto any high impedance logic lines such as TX1/TORCH/ GPIO1, TX2/INT/GPIO2, HWEN, LEDI/NTC (NTC mode), SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the Flash LED cathodes directly to the GND pin of the LM3559. If possible, route the LED returns with a dedicated path so as to keep the high amplitude LED currents out of the GND plane. For Flash LEDs that are routed relatively far away from the LM3559, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This will help in reducing the inductance of the LED current paths.
- 6. The NTC Thermistor is intended to have its return path connected to the LEDs cathode. This allows the thermistor resistive divider voltage (V_{NTC}) to trip the comparators threshold as V_{NTC} is falling. Additionally, the thermistor to LED cathode junction should be connected as close as possible in order to reduce the thermal impedance between the LED and the thermistor. The draw back is that the thermistor's return will see the switching currents from the LM3559's boost converter. Because of this, it is necessary to have a filter capacitor at the NTC pin which terminates close to the GND of the LM3559 (see CBYP in).

www.national.com

38



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Des	ign Support
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com