LTR         DESCRIPTION         DATE (YR-MO-DA)         APPROVED           A         Added device types 03, 04, 05, and 06. Added electrical test limits for device physes 03, 04, 05, and 06. Added electrical test limits for device physes 07, 08, 08, and 01. Added electrical parameters testing to the parameter testing to the table in device physes 07, 08, 08, and 10. Added electrical parameters testing to the table in device physes 07, 08, 08, and 10. Added electrical parameters testing to the table in device physes 07, 08, 08, and 10. Added electrical parameters testing to the table in device physes 07, 08, 08, and 10. Added electrical parameters testing to the table in device physes 07, 09, 08, and 10. Added electrical parameters testing to the table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, and 10. Added electrical testing to table in device physes 07, 08, 08, 08, 08, 08, 08, 08, 08, 08, 08									F	REVISI	ONS										
types 0.9, 05, and 06 to table 1. Added vendor CAGE code 34335. Editorial independence to so 07, 09, and 10. Added electrical parameters testing to table 0. 200-25         Monica L. Poelking           B         Added device types 07, 08, 09, and 10. Added electrical parameters testing to table 0. 200-25         Nonica L. Poelking           C         Added vendor CAGE code 0.C7V7. Update bollerplate to MIL-PRF-38635         02-12-18         Thomes M. Hess           SHEET         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I	LTR					[	DESCF	RIPTION	١					DA	TE (YF	R-MO-E	DA)		APPR	OVED	
table I for device types 07, 08, 09, and 10. Added a new package for device         Image: Colspan="2">C           C         Added vendor CAGE code 0C7V7. Update bollerplate to ML-PRF-38535         02-12-18         Thomas M. Hess           SHEET         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I <thi< th="">         I         I         <thi< th=""></thi<></thi<>	A	types	s 03, 04	l, 05, ai	nd 06 to										90-0	95-09		Willia	am K. H	leckma	ın
REV         Image: Constraint of the second sec	В	table I for device types 07, 08, 09, and 10. Added a new patype 07. Editorial changes throughout.         C       Added vendor CAGE code 0C7V7. Update boilerplate to M						cal para ew pacł	ameters kage fo	neters testing to 92-03-25 Mon age for device			Monica L. Poelking								
SHEET         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I <thi< th="">         I         I</thi<>	С					e 0C7V	′7. Upd	ate boil	erplate	to MIL	-PRF-3	38535			02-1	2-18		Thor	nas M.	Hess	
SHEET         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I <thi< th="">         I         I</thi<>																					
SHEET         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I <thi< th="">         I         I</thi<>	REV																				
SHEET       15       16       17       18       19       20       21       22       23       24       25       26       27       28       Image:																					
REV STATUS         REV         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C         C <t< td=""><td>REV</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С						
OF SHEETS       SHEET       1       2       3       4       5       6       7       8       9       10       11       12       13       14         PMIC N/A       PREPARED BY Tim H. Noh       PREPARED BY Tim H. Noh       PREPARED BY Tim H. Noh       DEFENSE SUPPLY CENTER COLUMBUS, COLUMBUS, OHIO 43216 http://www.dscc.dla.mil       DEFENSE SUPPLY CENTER COLUMBUS, COLUMBUS, OHIO 43216 http://www.dscc.dla.mil       I       12       13       14         MICROCIRCUIT DRAWING       CHECKED BY Tim H.Noh       CHECKED BY William K. Heckman       MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON       MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON       V         AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A       DRAWING APPROVAL DATE 89-02-06       SIZE       CAGE CODE A       5962-88689         AMSC N/A       REVISION LEVEL C       SIZE       CAGE CODE A       5962-88689	SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28						
PMIC N/A       PREPARED BY Tim H. Noh       DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.mil         STANDARD MICROCIRCUIT DRAWING       CHECKED BY Tim H.Noh       CHECKED BY Tim H.Noh       DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.mil         THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS       APPROVED BY William K. Heckman       MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON         AND AGENCIES OF THE DEPARTMENT OF DEFENSE       DRAWING APPROVAL DATE 89-02-06       MICROCIRCUIT, SILICON         AMSC N/A       REVISION LEVEL C       SIZE       CAGE CODE A G7268       5962-88689	REV STATUS				REV	/		С	С	С	С	С	С	С	С	С	С	С	С	С	С
Tim H. Noh     DEFENSE SUPPLY CENTER COLUMBUS       STANDARD MICROCIRCUIT DRAWING     CHECKED BY Tim H.Noh     DEFENSE SUPPLY CENTER COLUMBUS       THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS     APPROVED BY William K. Heckman     MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON       AND AGENCIES OF THE DEPARTMENT OF DEFENSE     DRAWING APPROVAL DATE 89-02-06     MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON       AMSC N/A     REVISION LEVEL C     SIZE A     CAGE CODE 67268     5962-88689	OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
MICROCIRCUIT DRAWINGTim H.Nohhttp://www.dscc.dla.milTHIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTSAPPROVED BY William K. HeckmanMICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICONAND AGENCIES OF THE DEPARTMENT OF DEFENSEDRAWING APPROVAL DATE 89-02-06MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICONAMSC N/AREVISION LEVEL CSIZE ACAGE CODE 672685962-88689SHEET	PMIC N/A							1													
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS       William K. Heckman       MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON         AND AGENCIES OF THE DEPARTMENT OF DEFENSE       DRAWING APPROVAL DATE 89-02-06       MICROCIRCUIT, DIGITAL, CMOS, SERIAL COMMUNICATION CONTROLLER, MONOLITHIC SILICON         AMSC N/A       REVISION LEVEL C       SIZE A       CAGE CODE 67268       5962-88689	MICRO	CIRC	CUIT																		
DEPARTMENT OF DEFENSE AMSC N/A REVISION LEVEL C SIZE CAGE CODE 67268 5962-88689 SHEET	FOR US DEPAR	SE BY / RTMEN	ALL ITS					kman			COMMUNICATION CONTROLLER,										
C A 67268 5962-88689					DRA	WING			ATE												
SHEET 1 OF 28	AM	SC N/A			REV	ISION I											Ę	5962-	8868	9	
											SHE	ET	1	1	OF	28					


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited

5962-E130-03

1	S	С	റ	Р	F
	J	$\sim$	$\sim$		_

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Frequency	Circuit function
01	Z85C3006	6.0 MHz	Serial communication controller
02	Z85C3008	8.0 MHz	Serial communication controller 2/
03	AM85C30-10	10.0 MHz	Serial communication controller with SDLC enhancements <u>1</u> /
04	AM85C30-12	12.0 MHz	Serial communication controller with SDLC enhancements
05	AM85C30-16	16.0 MHz	Serial communication controller with SDLC enhancements <u>1</u> /
06	AM85C30-08	8.0 MHz	Serial communication controller with SDLC enhancements <u>1</u> /
07	Z85C3010	10.0 MHz	Serial communication controller <u>3</u> /
08	Z8523010	10.0 MHz	Serial communication controller with SDLC enhancements <u>1</u> /
09	Z8523016	16.0 MHz	Serial communication controller with SDLC enhancements <u>1</u> /
10	Z8523008	8.0 MHz	Serial communication controller with SDLC enhancements <u>1</u> /

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Q	GDIP1-T40 or CDIP2-T40	40	Dual-in-line package
Х	GQCC1-J44	44	Square "J" lead chip carrier
Y	CQCC1-N44	44	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1/ Device types 03, 05, 06, 08, 09, and 10 are not functionally identical.

2/ Device type 02 is not functionally identical with device types 06 or 10.

 $\underline{3}$  Device type 07 is not functionally identical with device types 03 or 08.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

### 1.3 Absolute maximum ratings.

V <sub>CC</sub> supply voltage range (referenced to ground)	-0.3 V dc to +7.0 V dc
Voltage on any pin (referenced to ground)	-0.3 V dc to +7.0 V dc
Storage temperature range (T <sub>STG</sub> )	-65°C to +150°C
Maximum power dissipation (P <sub>D</sub> )	. 0.5 W
Lead temperature (soldering, 10 seconds)	. +270°C
Maximum operating junction temperature (T <sub>J</sub> )	. +180°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835

1.4 Recommended operating conditions.

Supply voltage ( $V_{CC}$ ) Minimum high level input voltage ( $V_{IH}$ ) Maximum low level input voltage ( $V_{IL}$ ) Frequency of operation:	2.2 V dc
Device type 01 Device types 02, 06, 10 Device types 03, 07, 08 Device type 04	0.5 MHz to 8.0 MHz 0.5 MHz to 10 MHz
Device type 04 Device types 05 and 09 Case operating temperature range (T <sub>C</sub> ) Clock rise and fall times:	0.5 MHz to 16.4 MHz
Device type 09 Device type 05 Device types 01, 02, 03, 04, 06, 07, 08, 10	8 ns maximum

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

### SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

**STANDARDS** 

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

#### HANDBOOKS

## DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	3

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Block diagram</u>. The block diagram shall be as specified on figure 2.

3.2.4 Timing waveforms and test circuits. The timing waveforms and test circuits shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 and QML-38535 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

017E

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

A		5962-88689
	REVISION LEVEL C	SHEET 4

Test	Symbol	$\begin{array}{l} Conditions \ \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = 5.0 \ V \ \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Device type	Li	Unit	
					Min	Max	
High input voltage	V <sub>IH</sub>		1, 2, 3	All	2.2	V <sub>CC</sub> +0.3 2/	V
Low input voltage	V <sub>IL</sub>		1, 2, 3	All	-0.3 <u>2</u> /	0.8	V
Logic low output voltage	V <sub>OL</sub>	$I_{OL} = 2.0 \text{ mA}, V_{CC} = 4.5 \text{ V}$	1, 2, 3	All		0.5	V
	V <sub>OH1</sub>	$I_{OH} = -1.6 \text{ mA}, V_{CC} = 4.5 \text{ V}$	1, 2, 3	All	2.4		V
Logic high output voltage	V <sub>OH2</sub>	$I_{OH} = -250 \ \mu A, \ V_{CC} = 4.5 \ V$	1, 2, 3	All	V <sub>CC</sub> - 0.8		V
Power supply current	Icc	$V_{IH} = 4.8 V$ $V_{IL} = 0.2 V$ $V_{CC} = 5.0 V$ Oscillator off	1, 2, 3	01,02,06		30	mA
			1, 2, 3	03,07,08		18	-
			1, 2, 3	04,05,09		22	
			1, 2, 3	10		15	
Output leakage current low	I <sub>LOL</sub>	$V_{OUT} = 0.4 \text{ V}, V_{CC} = 5.5 \text{ V}$	1, 2, 3	All	-10		μΑ
Output leakage current high	I <sub>LOH</sub>	$V_{OUT} = 2.4 \text{ V}, V_{CC} = 5.5 \text{ V}$	1, 2, 3	All		+10	
Input low current	IIL	$V_{IN} = 0.4 \text{ V}, \ V_{CC} = 5.5 \text{ V}$	1, 2, 3	All	-10		
Input high current	I <sub>IH</sub>	$V_{IN} = 2.4 \text{ V}, V_{CC} = 5.5 \text{ V}$	1, 2, 3	All		+10	
Input capacitance	C <sub>IN</sub>	fc = 1.0 MHz	4	All		10	pF
Output cpacitance	COUT	See 4.3.1c	4	All		15	_
Bidirectional capacitance	CI/O		4	All		20	
Functional test		See 4.3.1d V <sub>CC</sub> = 4.5 V, 5.5 V	7, 8	All			
				05, 09	16.0		MHz
Maximum frequency	f <sub>MAX</sub>	See figure 3	9, 10, 11	04	12.0		
		$V_{CC} = 4.5 V$		03,07,08	10.0		
				02,06,10	8.0		
				01	6.0		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	5

	т	ABLE I. Electrical performanc	e characteristic	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{l} Conditions \ \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = 5.0 \ V \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Li	mits	Unit
						Min	Max	
PCLK low width	t <sub>wPCL</sub>	See figure 3, read and	9, 10, 11	1	01	70	1000	ns
		write, interrupt, reset, and cycle timings.			02,06,10	50	1000	
		$C_{L} = 50 \text{ pF} \pm 10\%$			03,07,08	40	1000	
		$V_{CC} = 4.5 V$			04	34	1000	
					05, 09	26	1000	
PCLK high width	t <sub>wPCH</sub>		9, 10, 11	2	01	70	1000	ns
					02,06,10	50	1000	
					03,07,08	40	1000	
					04	34	1000	
					05, 09	26	1000	
PCLK fall time <u>2</u> / <u>3</u> /	t <sub>fPC</sub>		9, 10, 11	3	01,02,03, 04,06,07, 08, 10		10	ns
					05		8	
					09		5	
PCLK rise time <u>2/</u> <u>3</u> /	t <sub>rPC</sub>		9, 10, 11	4	01,02,03, 04,06,07, 08, 10		10	ns
					05		8	
					09		5	
PCLK cycle time	t <sub>cPC</sub>		9, 10, 11	5	01	165	2000	ns
					02,06,10	125	2000	
					03,07,08	100	2000	
					04	80	2000	
					05, 09	61	2000	
Address to $\overline{WR}\downarrow$	t <sub>sA(WR)</sub>		9, 10, 11	6	01	80		ns
setup time			9, 10, 11	0	02,06,10	70		
					03,07,08	50		
					04	45		_
					05, 09	35		
Address to WR ↑ hold time	t <sub>hA(WR)</sub>		9, 10, 11	7	All	0		ns
See footnotes at end o	of table.							
		RD DRAWING TER COLUMBUS	SIZE A				5962-8	8689
		43216-5000		REVI	SION LEVEL C		SHEET 6	

	Т	ABLE I. Electrical performanc	e characteristic	<u>cs</u> – Cor	itinued.			
Test	Symbol	$\begin{array}{l} Conditions \ \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = 5.0 \ V \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Li	mits	Unit
						Min	Max	
Address to RD ↓	t <sub>sA(RD)</sub>	See figure 3, read and write, interrupt, reset, and cycle timings.	9, 10, 11	8	01	80		ns
setup time		$C_L = 50 \text{ pF} \pm 10\%$			02,06,10	70		
		$V_{CC} = 4.5 V$			03,07,08	50		_
					04	45		
		-			05, 09	35		
Address to RD ↑ hold time	t <sub>hA(RD)</sub>		9, 10, 11	9	All	0		ns
INTACK to PCLK $\uparrow$ setup time <u>4</u> /	t <sub>sIA(PC)</sub>		9, 10, 11	10	01,02,03, 06,07,08, 10	20		ns
		-			04,05,09	15		
INTACK to WR↓	t <sub>sIAi(WR)</sub>		9, 10, 11	11	01	160		ns
setup time <u>5</u> /					02,06,10	145		
					07	130		
					03, 08	120		_
					04	95		_
		-			05, 09	70		
INTACK to WR ↑ hold time	t <sub>hIA(WR)</sub>		9, 10, 11	12	All	0		ns
INTACK to RD ↓	t <sub>sIAi(RD)</sub>		9, 10, 11	13	01	160		ns
setup time $5/$					02,03,06, 07,08,10	145		_
					04	95		
			0 40 44	44	05, 09	70		
INTACK to RD ↑ hold time <u>4</u> /	t <sub>sIAi(RD)</sub>	_	9, 10, 11	14	All	0		ns
INTACK to PCLK ↑	t <sub>hIA(PC)</sub>		9, 10, 11	15	01	100		ns
hold time					02,06,10	40		
					03,07,08	30		
					04	20		
		-			05, 09	15		
CE low to WR ↓ setup time	t <sub>sCEL(WR)</sub>		9, 10, 11	16	All	0		ns
CE to WR ↑ hold time	t <sub>hCE(WR)</sub>		9, 10, 11	17	All	0		ns
See footnotes at end	of table.							
		DRAWING	SIZE <b>A</b>				5962-8	38689
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVI	SION LEVEL C	ę	SHEET 7	,

	Т	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} Conditions \ \underline{1}/\\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C\\ V_{CC} = 5.0 \ V \ \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Li	mits	Unit
						Min	Max	
$\overline{\text{CE}}$ high to $\overline{\text{WR}}$ $\downarrow$	$t_{\text{sCEh(WR)}}$	See figure 3, read and write, interrupt, reset, and	9, 10, 11	18	01	70		ns
setup time		cycle timings.			02,06,10	60		-
		$C_{L} = 50 \text{ pF} \pm 10\%$			03,07,08	50		
		$V_{CC} = 4.5 V$			04	40		
					05, 09	30		
CE low to RD ↓ setup time <u>5</u> /	$t_{\text{sCEL}(\text{RD})}$		9, 10, 11	19	All	0		ns
CE to RD ↑ hold time <u>5</u> /	$t_{hCE(RD)}$		9, 10, 11	20	All	0		ns
	t <sub>sCEh(RD)</sub>		9, 10, 11	21	01	70		ns
CE high to RD ↓ setup time 5/					02,06,10	60		
<u>-</u>					03,07,08	50		-
					04	40		
		4			05, 09	30		
RD low width 5/	t <sub>wRDL</sub>		9, 10, 11	22	01	200		ns
100 100 matri <u>o</u> /					02,06,10	150		_
					03,07,08	125		
					04	90		_
$\overline{RD} \downarrow$ to read data active delay <u>2</u> /	t <sub>dRD(DRA)</sub>		9, 10, 11	23	05, 09 All	75 0		ns
RD ↑ to read data not valid delay 2/	t <sub>dRDr(DR)</sub>		9, 10, 11	24	All	0		ns
<u> </u>	t <sub>dRDf(DR)</sub>	-	9, 10, 11	25	01		180	ns
RD ↓ to read data valid delay					02,06,10		140	-
valia dolay					03,07,08		125	
					04		90	-
					05, 09		70	
 RD ↑ to read data	$t_{dRD(DRZ)}$		9, 10, 11	26	01		45	ns
float delay $\underline{2}/\underline{6}/$					02,06,10		40	
					03,07,08		35	
					09		30	4
					04		25	4
					05		20	
See footnotes at end	of table.							
		DRAWING	SIZE A				5962-8	38689
	UPPLY CEN /IBUS, OHIO	TER COLUMBUS 43216-5000		REVI	SION LEVEL C		SHEET 8	}

	Т	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions } \underline{1}/ \\ -55^\circ \mbox{C} \leq T_{\mbox{C}} \leq +125^\circ \mbox{C} \\ V_{\mbox{CC}} = 5.0 \mbox{ V} \pm 10\% \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Liı	nits	Unit
						Min	Max	
Address required valid to read data	t <sub>dA(DR)</sub>	See figure 3, read and write, interrupt, reset, and	9, 10, 11	27	01		280	ns
valid delay		cycle timings.			02,06,10		220	-
		$C_{L} = 50 \text{ pF} \pm 10\%$			07		180	
		$V_{CC} = 4.5 V$			03, 08		160	
					04		120	
		-			05, 09		100	
WR low width	t <sub>wWRL</sub>		9, 10, 11	28	01	200		ns
					02,06,10	150		
					03,07,08	125		_
					04	90		-
					05, 09	75		
$\overline{WR} \downarrow$ to write data	t <sub>sDW(WR)</sub>		9, 10, 11	29	03,06,07		35	ns
valid					04		25	
					05,08,09, 10		20	
					01, 02		0	-
	t <sub>hDW(WR)</sub>	-	9, 10, 11	30	All	0	0	ns
WRITE data to WR hold time	uDW(WR)		3, 10, 11	50		0		115
$\overline{WR}\downarrow$ to wait valid	t <sub>dWR(W)</sub>		9, 10, 11	31	01		200	ns
delay <u>7</u> /					02,06,10		170	
					07		160	
					03, 08		100	
					04		70	
		-			05, 09		50	
$\overline{RD} \downarrow$ to wait valid	t <sub>dRD(W)</sub>		9, 10, 11	32	01		200	ns
delay <u>7/</u>					02,06,10		170	
					07		160	
					03, 08		100	
					04		70	4
					05, 09		50	
WR↓ to W/REQ	$t_{\text{dWRf}(\text{REQ})}$		9, 10, 11	33	01		200	ns
not valid delay					02,06,10		170	
-					07		160	
					03, 08		120	
					04		100	
					05, 09		70	
See footnotes at end	of table.							
MICR	STANDA OCIRCUIT		SIZE A				5962-8	38689
DEFENSE S		TER COLUMBUS		REVI	SION LEVEL C	S	SHEET S	)
DSCC FORM 2234				•				

	TA	ABLE I. Electrical performance	characteristics	<u>s</u> – Conti	nued.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions } \underline{1}/ \\ -55^\circ C \leq T_C \leq +125^\circ C \\ V_{CC} = 5.0 \ V \pm 10\% \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Lii	mits	Unit
						Min	Max	
— . <del>—</del> —	t <sub>dRDf(REQ)</sub>	See figure 3, read and	9, 10, 11	34	01		200	ns
RD ↓ to W/REQ not valid delay		write, interrupt, reset, and cycle timings.			02,06,10		170	
not valid delay		$C_{L} = 50 \text{ pF} \pm 10\%$			02,00,10		160	
		$V_{CC} = 4.5 V$			03, 08		120	_
					04		100	
					05, 09		70	
	t <sub>dWRr(REQ)</sub>		9, 10, 11	35	All		4.0	ns
WR ↓ to DTR/REQ not valid delay							t <sub>cPC</sub>	
WR ↓ to DTR/REQ	t <sub>dWRr(EREQ)</sub>		9, 10, 11	35	03,06,08, 10		120	ns
not valid delay	<u>o</u> /				04		100	
					05, 09		70	-
	t <sub>dRDr(REQ)</sub>	-	9, 10, 11	36	All		4.0	ns
RD ↑ to DTR/REQ	CARDI(REQ)		0, 10, 11	00	,		t <sub>cPC</sub>	110
not valid delay PCLK↓ to INT	t <sub>dPC(INT)</sub>		9, 10, 11	37	01,02,06, 07, 10		500	ns
valid delay <u>7</u> /					03		400	
					04		350	
					08		320	
					05, 09		175	
INTACK to RD ↓	t <sub>dIAi(RD)</sub>		9, 10, 11	38	01	200		ns
(acknowledge) delay <u>9</u> /					02,06,10	150		_
<u>-</u>					03,07,08	125		_
					04 05, 09	95 50		_
	t <sub>wRDA</sub>	-	9, 10, 11	39	03, 09	200		ns
RD (acknowledge)	<b>W</b> RDA		9, 10, 11	33				115
width					02,06,10	150		_
					03,07,08 04	125 95		
					04	75		
See footnotes at end	l of table.							
			SIZE A				5962-88	3689
DEFENSES		ER COLUMBUS	~	REVISI	ON LEVEL C	SH	IEET 10	
DSCC FORM 2234				I				

	Т	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions } \underline{1}/ \\ -55^{\circ}\mbox{C} \leq \mbox{T}_{\mbox{C}} \leq +125^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} = 5.0 \mbox{ V} \pm 10\% \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	L	∟imits	Unit
						Min	Max	
RD↓	t <sub>dRDA(DR)</sub>	See figure 3, read and write, interrupt, reset, and	9, 10, 11	40	01		180	ns
(acknowledge) to read data valid		cycle timings. $C_L = 50 \text{ pF} \pm 10\%$			02,03,06, 07,08,10		140	
delay		$V_{CC} = 4.5 V$			04		90	
		-			05, 09		70	
IEI to RD ↓	t <sub>sIEI(RDA)</sub>		9, 10, 11	41	01	100		ns
(acknowledge) setup time					02,03,06, 07,08,10	95		
					04	65		
					05, 09	50		
IEI to RD ↑ (acknowledge) hold time	t <sub>hIEI(RDA)</sub>		9, 10, 11	42	All	0		ns
IEI to IEO delay time	t <sub>dIEI(IEO)</sub>		9, 10, 11	43	01		100	ns
					02,03,06, 07,08,10		95	
					04		65	_
		-			05, 09		45	
PCLK ↑ to IEO	$t_{dPC(IEO)}$		9, 10, 11	44	01		250	ns
delay					02,03,06, 07		200	
					08		175	-
					04		130	
		-			05, 09		80	
$\overline{RD} \downarrow to \overline{INT}$ inactive	t <sub>dRA(INT)</sub>		9, 10, 11	45	01,02,06, 07		500	ns
delay <u>7</u> /					03, 10		450	
					08		320	_
					04		260	-
	t <sub>dRD(WRQ)</sub>		9, 10, 11	46	05, 09 01,02,03, 06,07,08,	15	200	ns
RD ↑ to WR ↓ delay for no reset <u>2</u> /					10			
					04,05,09	10		
WR $\uparrow$ to RD $\downarrow$ delay	$t_{dWRQ(RD)}$		9, 10, 11	47	01	30		ns
for no reset $2/$					02,03,06, 07,08,10	15		
					04,05,09	10		
See footnotes at end	of table.							
Micha			SIZE A				5962-8	38689
DEFENSE S		DRAWING TER COLUMBUS 43216-5000		REVI	SION LEVEL C		SHEET	1
DSCC FORM 2234					C		I	I

	Т	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions } \underline{1}/ \\ -55^\circ C \leq T_C \leq +125^\circ C \\ V_{CC} = 5.0 \ V \ \pm 10\% \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	L	imits	Unit
						Min	Max	
WR and RD	t <sub>wRES</sub>	See figure 3, read and write, interrupt, reset, and	9, 10, 11	48	01	200		ns
coincident low for reset <u>2</u> /		cycle timings. $C_{L} = 50 \text{ pF} \pm 10\%$			02,03,06, 10	150		1
		$V_{CC} = 4.5 V$			07, 08	100		
					04	85		
					05, 09	75		
Valid access recovery time <u>2</u> / <u>10</u> /	t <sub>rC</sub>	-	9, 10, 11	49	01,02,06, 07,08,09, 10	4.0 t <sub>cPC</sub>		ns
					03,04,05	3.5 t <sub>cPC</sub>		
<u>PCLK↓</u> to	$t_{dPC(REQ)}$	See figure 3, general timings.	9, 10, 11	1	01,02,06, 07, 10		250	ns
W/REQ valid delay		C <sub>L</sub> = 50 pF ±10% V <sub>CC</sub> = 4.5 V			03, 08		150	-
uoluy					04		120	
					05, 09		80	
PCLK ↓ to wait inactive delay	t <sub>dPC(W)</sub>		9, 10, 11	2	01,02,06, 07, 10		350	ns
					03, 08		250	_
					04		220	_
		-			05, 09		180	
RxC ↑ to PCLK ↑ setup time	t <sub>sRXC(PC)</sub>		9, 10, 11	3	01	70 60	t <sub>wPCL</sub>	ns
(PCLK ÷ 4					02, 06		t <sub>wPCL</sub>	
case only) <u>11</u> / <u>12</u> /					07 03,04,05,	40 0	t <sub>wPCL</sub>	-
	t-DVD(DVO-)	-	9, 10, 11	4	08,09,10 All	0		ns
RxD to RxC ↑ setup time (X1 mode) 11/	t <sub>sRXD(RXCr)</sub>		3, 10, 11			0		113
RxD to RxC ↑	t <sub>hRXD(RXCf)</sub>		9, 10, 11	5	01,02,06, 07, 10	150		ns
hold time (X1 mode) <u>11</u> /					03, 08	125		]
· / <u> </u>					04	100		1
					05, 09	50		1
RxD to RxC ↓ setup time (X1 mode) <u>11</u> / <u>13</u> /	t <sub>sRXD</sub> (RXCf)		9, 10, 11	6	All	0		ns
See footnotes at end	d of table.							
MICR	STANDA OCIRCUIT		SIZE A				5962-8	38689
	SUPPLY CEN IMBUS, OHIO	TER COLUMBUS 43216-5000		REVI	SION LEVEL C		SHEET 12	2

	Т	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions } \underline{1}/ \\ -55^\circ \mbox{C} \leq \mbox{T}_{\mbox{C}} \leq +125^\circ \mbox{C} \\ \mbox{V}_{\mbox{CC}} = 5.0 \ \mbox{V} \pm 10\% \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Li	mits	Unit
						Min	Max	
RxD to $\overline{RxC} \downarrow$	$t_{hRXD(RXCf)}$	See figure 3, general timings.	9, 10, 11	7	01,02,06, 07, 10	150		ns
hold time		C <sub>L</sub> = 50 pF ±10%			03, 08	125		
(X1 mode) <u>11</u> / <u>13</u> /		$V_{CC} = 4.5 V$			04	100		-
					05, 09	50		-
	t <sub>sSY(RXC)</sub>	-	9, 10, 11	8	01,02,06,	-200		ns
SYNC to RxC ↑ setup time <u>11</u> /	001(10(0))		-, -,		07, 10			_
00(up (into <u>-11</u> /					03, 08	-150		-
					04 05, 09	-125 -100		-
	t <sub>hSY(RXC)</sub>	-	9, 10, 11	9	All	5.0		ns
SYNC to RxC ↑ hold time 11/			-, -, -,			t <sub>cPC</sub>		
	t <sub>sTXC(PC)</sub>	-	9, 10, 11	10	All	0		ns
TxC ↓ to PCLK ↑ setup time <u>12</u> / 14/								
	t <sub>dTXCf(TXD)</sub>		9, 10, 11	11	01		230	ns
TxC $\downarrow$ to TxD <u>14</u> / delay (X1 mode)					02, 06		200	
					10		190	
					03,07,08		150	_
					04		130	_
		-	0.40.44	10	05, 09		80	
TxC ↑ to TxD	$t_{dTXCr(TXD)}$		9, 10, 11	12	01		230	ns
delay (X1 mode) <u>13</u> / <u>14</u> /					02, 06		200	_
<u>10, 11,</u>					10 03,07,08		190 150	-
					03,07,08		130	-
					05, 09		80	-
TxD to TRxC	t <sub>dTXD(TRX)</sub>		9, 10, 11	13	01,02,06, 07, 10		200	ns
delay (send					03, 08		140	-
clock echo)					04		120	_
					05, 09		80	1
RTxC high width	t <sub>wRTxh</sub>		9, 10, 11	14	01	180		ns
<u>15</u> /					02,06,07	150		
					10	130		4
					03, 08	120		4
					04	100		
See footnotes at end	l d of table.		1	<u> </u>	05, 09	80	<u> </u>	<u> </u>
MICD	STANDA		SIZE A				5962-8	8689
DEFENSE COLU	OCIRCUIT SUPPLY CEN IMBUS, OHIO	TER COLUMBUS		REVI	SION LEVEL C	:	SHEET 13	3
DSCC FORM 2234								

	Т	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{l} Conditions \ \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = 5.0 \ V \ \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Li	mits	Unit
						Min	Max	
	t <sub>wRTxl</sub>	See figure 3, general	9, 10, 11	15	01	180		ns
RTxC low width <u>15</u> /		timings. C∟ = 50 pF ±10%			02,06,07	150		1
		$V_{CC} = 4.5 V$			10	130		
					03, 08	120		
					04	100		
					05, 09	5, 09 80		
	t <sub>cRTX</sub>		9, 10, 11	16	01	640		ns
RTxC cycle time (RxD, TxD) <u>15</u> / <u>16</u> /					02, 06	500		-
( , <u> </u>					10	472		
					03,07,08	400		-
					04	320		1
					05, 09	244		
Crystal oscillator	t <sub>cRTXX</sub>	1	9, 10, 11	17	01	165	1000	ns
period <u>4</u> / <u>17</u> /					02,06,10	125	1000	
					03,07,08	100	1000	
					04	80	1000	
					05, 09	62	1000	
TDvC bigb width 15/	t <sub>wTRXh</sub>		9, 10, 11	18	01	180	,	ns
TRxC high width <u>15</u> /					02,06,07	150		
					10	130		
					03, 08	120		_
					04	100		_
					05, 09	80		
TRxC low width <u>15</u> /	t <sub>wTRXI</sub>		9, 10, 11	19	01	180		ns
					02,06,07	150		-
					10	130		-
					03, 08	120		-
					04	100		-
					05, 09	80		
TRxC cycle time	t <sub>cTRX</sub>		9, 10, 11	20	01	640		ns
<u>15</u> / <u>16</u> /					02, 06	500		_
					10	472		_
					03,07,08	400		-
					04	320		-
					05, 09	244		
See footnotes at end	of table.							
MICRO	STANDA	RD DRAWING	SIZE <b>A</b>				5962-8	38689
DEFENSE S		TER COLUMBUS		REVI	SION LEVEL C	\$	SHEET 14	4

	٢	ABLE I. Electrical performanc	e characteristi	<u>cs</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} Conditions  \underline{1}/\\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C\\ V_{CC} = 5.0 \ V \ \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Li	imits	Unit
						Min	Max	
DCD to CTS	t <sub>wEXT</sub>	See figure 3, general timings.	9, 10, 11	21	01,02,06, 07, 10	200		ns
pulse width		$C_{L} = 50 \text{ pF} \pm 10\%$			03, 08	120		
		$V_{CC} = 4.5 V$			04	100		
					05, 09	70		_
SYNC pulse	t <sub>wSY</sub>	-	9, 10, 11	22	01,02,06, 07,10	200		ns
width					03, 08	120		
					04	100		
					05, 09	70		
 RxC ↑ to W/REQ	t <sub>dRXC(REQ)</sub>	See figure 3, system timings.	9, 10, 11	1	08,09,10	13	17	t <sub>cPC</sub>
valid delay <u>2</u> / <u>11</u> / <u>18</u> /		$C_L = 50 \text{ pF} \pm 10\%$ $V_{CC} = 4.5 \text{ V}$			01,02,03, 04,05,06, 07	8	12	
	t <sub>dRXC(W)</sub>		9, 10, 11	2	08,09,10	13	17	t <sub>cPC</sub>
RxC ↑ to wait inactive delay <u>2/ 7/ 11/ 18</u> /					01,02,03, 04,05,06, 07	8	14	
	t <sub>dRXC(SY)</sub>		9, 10, 11	3	08,09,10	9	12	t <sub>cPC</sub>
RxC ↑ to SYNC valid delay					01,02,03, 04,05,06, 07	4	7	_
	t <sub>dRXC(INT)</sub>		9, 10, 11	4	08,09,10	15	21	t <sub>cPC</sub>
RxC ↑ to INT valid delay <u>2/ 7/ 11/ 18</u> /					01,02,03, 04,05,06, 07	10	16	
	$t_{dTXC(REQ)}$		9, 10, 11	5	08,09,10	8	11	t <sub>cPC</sub>
TxC ↑ to W/REQ valid delay <u>2</u> / <u>14</u> / <u>18</u> /					01,02,03, 04,05,06, 07	5	8	-
	t <sub>dTXC(W)</sub>		9, 10, 11	6	08,09,10	8	14	t <sub>cPC</sub>
TxC ↓ to wait inactive delay <u>2/ 7/ 14</u> / <u>18</u> /					01,02,03, 04,05,06, 07	5	11	_
·	t <sub>dTXC(DRQ)</sub>	1	9, 10, 11	7	08,09,10	7	10	t <sub>cPC</sub>
T <u>xC ↓</u> <u>to</u> DTR/REQ valid delay <u>2</u> / <u>14</u> / <u>18</u> /			0, 10, 11		01,02,03, 04,05,06, 07	4	7	
		-	9, 10, 11	7a	08,09,10	9	12	t <sub>cPC</sub>
DTR/REQ valid delay <u>2</u> / <u>8</u> / <u>14</u> / <u>18</u> /					03,04,05, 06	5	8	
See footnotes at en	d of table.	·			·			<u> </u>
MICF	STANDA ROCIRCUIT		SIZE <b>A</b>				5962-8	88689
	SUPPLY CEN UMBUS, OHIO	ITER COLUMBUS 43216-5000		REVI	SION LEVEL C		SHEET 1:	5

	т	ABLE I. Electrical performance	e characteristic	<u>:s</u> – Cor	ntinued.			
Test	Symbol	$\begin{array}{c} Conditions \ \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = 5.0 \ V \pm 10\%\\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Ref no.	Device type	Lir	mits	Unit
l						Min	Max	
TxC ↓ to INT	$t_{dTXC(INT)}$	See figure 3, system timings.	9, 10, 11	8	08,09,10	9	13	t <sub>cPC</sub>
valid delay <u>2/ 7/ 14/ 18</u> /		$C_L = 50 \text{ pF} \pm 10\%$ $V_{CC} = 4.5 \text{ V}$			01,02,03, 04,05,06, 07	6	10	
SY <u>NC</u> transition to INT valid delay <u>2</u> / <u>7</u> / <u>18</u> /	t <sub>dSY(INT)</sub>		9, 10, 11	9	All	2	6	t <sub>cPC</sub>
DCD or CTS	$t_{\text{dEXT}(\text{INT})}$		9, 10, 11	10	10	3	8	t <sub>cPC</sub>
transition to INT valid delay <u>2/ 7/ 18</u> /					01,02,03, 04,05,06, 07,08,09	2	6	

- 1/ All tests must be performed under the worst case conditions.
- 2/ Guaranteed to the limit specified herein if not tested.
- 3/ For device types 03, 04, 05, and 06, clock rise and fall times are controlled at approximately 5 ns by the tester.
- 4/ Tested in interrupt acknowledge cycle only.
- 5/ Parameter does not apply to interrupt acknowledge transactions.
- 6/ Float delay is defined as the time required for a ±0.5 V change in the output with a maximum dc load and minimum ac load.
- 7/ Open-drain output, measured with open-drain test load.
- 8/ Applies to versions with SDLC enhancements only.
- $\underline{9}$ / Parameter is system dependent. For any SCC in the daisy chain,  $t_{dlAi(RD)}$  must be greater than the sum of  $t_{dPC(IEO)}$  for the highest priority device in the daisy chain,  $t_{slEl(RDA)}$  for the SCC, and  $t_{dlElf(IEO)}$  for each device seperating them in the daisy chain.
- 10/ Parameter applies only between transactions involving the SCC.
- 11/ RxC is RTxC or TRxC, whichever is supplying the receive clock.
- 12/ Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between RxC and PCLK or TxC and PCLK is required.
- 13/ Parameter applies only to FM encoding/decoding.
- 14/ TxC is TRxC or RTxC, whichever is supplying the transmit clock.
- 15/ Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to chip PCLK requirements.
- 16/ The maximum receive or transmit data is one-fourth PCLK.
- 17/ Both RTxC and SYNC have 30 pF capacitors to ground connected to them.
- 18/ The value of this parameter is dependent on PCLK cycle time.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16


Device type	All		
Case outline	Q		
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	D <sub>1</sub>	21	DCDB
2	$D_3$	22	<u>CTSB</u>
3	$D_5$	23	RTSB
4	D <sub>7</sub> INT	24	DTR/REQB
5		25	<u>TxDB</u>
6	IEO	26	TRxCB
7	<u> </u>	27	<u>RxDB</u>
8	INTACK	28	RTxCB
9	V <sub>CC</sub>	29	SYNCB
10	W/REQA	30	W/REQB
11	<u>SYNCA</u>	31	G <u>ND</u>
12	RTxCA	32	<u>D/C</u>
13	RxDA	33	CE A/B
14	TRxCA	34	<u>A/B</u>
15	<u> </u>	35	WR
16	D <u>TR/RE</u> QA	36	RD
17	RTSA	37	D <sub>6</sub>
18	CTSA	38	D <sub>4</sub>
19	DCDA	39	D <sub>2</sub>
20	PCLK	40	D <sub>0</sub>


Device type	All		
Case outlines	Y and X <u>1</u> /		
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	Do	23	PCLK
2	D <sub>1</sub>	24	<u>DCDB</u>
2 3 4	$D_3$	25	CTSB
	D <sub>5</sub>	26	RTSB
5	<u>D7</u>	27	DTR/REQB
5 6 7	INT	28	NC
	IEO	29	TxDB
8 9	<u> </u>	30	TRxCB
	INTACK	31	<u>RxDB</u>
10		32	<u>RTxCB</u>
11	<u>W/REQ</u> A	33	<u>SYNCB</u>
12	<u>SYNCA</u>	34	W/REQB
13	RTxCA	35	GND
14	<u> </u>	36	N <u>C</u>
15	TRxCA	37	D/C
16	TxDA	38	C <u>E</u>
17	NC	39	<u>A/B</u>
18	<u> </u>	40	WR
19	D <u>TR/RE</u> QA	41	RD
20	<u>RTSA</u>	42	D <sub>6</sub>
21	CTSA	43	D4
22	DCDA	44	D <sub>2</sub>


 $\underline{1}$  Case X is applicable to device type 07 only. NC = No connection.

FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17










Downloaded from Elcodis.com electronic components distributor









# 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters	
(method 5004)	
Final electrical test parameters	1*, 2, 3, 7, 9, 10, 11
(method 5004)	
Group A test requirements	1, 2, 3, 4, 7, 8, 9, 10, 11
(method 5005)	
Groups C and D end-point	1, 2, 3
electrical parameters	
(method 5005)	

## TABLE II. Electrical test requirements.

\* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
  - c. Subgroup 4 (C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>I/O</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects is required.
  - d. Subgroups 7 and 8 shall verify the functionality of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	25

### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

- 6.6 Pin descriptions.
  - A/B Channel A/channel B select (input). This signal selects the channel in which the read or write operation occurs.
  - CE Chip enable (input, active low). This signal selects the SCC for a read or write operation.
  - CTSA, CTSB Clear to send (inputs, active low). If these pins are programmed as auto enables, a low on the inputs enables the respective transmitters. If not programmed as auto enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	26

6.6 Pin descriptions – Continued.				
D/C	Data/control select (input). Th the SCC. A high means data			ferred to or from
DCDA, DCDB	Data carrier detect (inputs, active low). These pins function as receiver enables if they are programmed for auto enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.			
D <sub>0</sub> -D <sub>7</sub>	Data bus (bidirectional, three-state). These lines carry data and commands to and from the SCC.			
DTR/REQA, DTR/REQB	Data terminal ready/request (c programmed into the DTR bit. request lines for a DMA contro	They can also be		
IEI	Interrupt enable in (input, activ when there is more than one in priority device has an interrupt	nterrupt driven de	vice. A high IEI indicates th	
IEO	Interrupt enable out (output, and servicing an SCC interrupt or t cycle only). IEO is connected interrupts from lower priority do	he SCC is not rec to the next lower	uesting an interrupt (interru	ipt acknowledge
INT	Interrupt request (output, oper requests an interrupt.	-drain, active low	). This signal is activated w	hen the SCC
INTACK	Interrupt acknowledge (input, active low). This signal indicates an active interrupt acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When $\overline{RD}$ becomes active, the SCC places an interrupt vector on the data bus (if IEI is high). INTACK is latched by the rising edge of PCLK.			
PCLK	Clock (input). This is the master SCC clock used to synchronize internal signals. PCLK is a TTL level signal. PCLK is not required to have any phase relationship with the master system clock.			
RD	Read (input, active low). This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the interrupt acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.			
RxDA, RxDB	Receive data (inputs, active high). These input signals receive serial data at standard TTL levels.			
RTxCA, RTxCB	RTxCA, RTxCB Receive/transmit clocks (inputs, active low). These pins can be programmed in several different modes of operation. In each channel, RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the digital phase-locked loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in asynchronous modes.			
STANI MICROCIRCU		SIZE A		5962-88689
DEFENSE SUPPLY C COLUMBUS, OF	ENTER COLUMBUS		REVISION LEVEL C	SHEET 27
SCC FORM 2234				

6.6 Pin desc	<u>criptions</u> – Contir	nued.
RTSA, I	RTSB	Request to send (outputs, active low). When the request to send (RTS) bit in write register 5 is set, the RTS signal goes low. When the RTS bit is reset in the asynchronous mode and auto enable is on, the signal goes high after the transmitter is empty. In synchronous mode or in asynchronous mode with auto enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general purpose outputs.
SYNCA	, SYNCB	Synchronization (inputs or outputs, active low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the asynchronous receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and DCD. In this mode, transitions on these lines affect the state of the synchronous/hunt status bits in read register 0 but have no other function.
		In external synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven low two receive clock cycles after the last bit in the synchronous character is received. Character assem <u>bly b</u> egins on the rising edge of the receive clock immediately preceding the activation of SYNC.
		In the internal synchronization mode (monosync and bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.
TxI	DA, TxDB	Transmit data (outputs, active high). These output signals transmit serial data at standard TTL levels.
TR	xCA, TRxCB	Transmit/receive clocks (inputs or out <u>puts, active low</u> ). These pins can be programmed in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the digital phase-locked loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.
WF	ξ.	Write (input, active low). When the SCC is selected, this signal indicates a write operation. The coincidence of $\overline{RD}$ and $\overline{WR}$ is interpreted as a reset.
W/REQ	Ā, W/REQB	Wait/request (outputs, open-drain when programmed for a wait function, driven high or low when programmed for a request function). These dual-purpose outputs may be programmed as request lines for a DMA controller or as wait lines to synchronize the CPU to the SCC data rate. The reset state is wait.
listed in MIL-	HDBK-103 and	<u>pply</u> . Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has ted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	28

## STANDARD MICROCIRCUIT DRAWING BULLETIN

### DATE: 02-12-18

Approved sources of supply for SMD 5962-88689 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8868901QA	0C7V7	Z85C3006CMB
5962-8868901YA	0C7V7	Z85C3006LMB
5962-8868902QA	0C7V7	Z85C3008CMB
5962-8868902YA	0C7V7	Z85C3008LMB
5962-8868903QX	<u>3/</u>	AM85C30-10/BQA
5962-8868903YX	<u>3</u> /	AM85C30-10/BUA
5962-8868904QX	<u>3/</u>	AM85C30-12/BQA
5962-8868904YX	<u>3/</u>	AM85C30-12/BUA
5962-8868905QX	<u>3</u> /	AM85C30-16/BQA
5962-8868905YX	<u>3</u> /	AM85C30-16/BUA
5962-8868906QX	<u>3/</u>	AM85C30-8/BQA
5962-8868906YX	<u>3</u> /	AM85C30-8/BUA
5962-8868907QA	0C7V7	Z85C3010CMB
5962-8868907XA	0C7V7	Z85C3010NMB
5962-8868907YA	0C7V7	Z85C3010LMB
5962-8868908QA	0C7V7	Z8523010CMB
5962-8868908YA	0C7V7	Z8523010LMB
5962-8868909QA	0C7V7	Z8523016CMB
5962-8868909YA	0C7V7	Z8523016LMB
5962-88689010QA	0C7V7	Z8523008CMB
5962-88689010YA	0C7V7	Z8523008LMB

See footnotes on next page.

1 of 2

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

0C7V7

Qualified Parts Laboratory, Inc. 3605 Kifer Road Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.