

# **ISD1600B Series**

**Single-Message**

**Single-Chip**

**6.6- to 40-Second**

**Voice Record & Playback Devices**

## TABLE OF CONTENTS

1. GENERAL DESCRIPTION.....	3
2. FEATURES .....	4
3. BLOCK DIAGRAM.....	5
4. PIN CONFIGURATION .....	6
5. PIN DESCRIPTION .....	7
6. FUNCTIONAL DESCRIPTION.....	9
6.1. Detailed Description.....	9
6.1.1 Audio Quality .....	9
6.1.2 Duration.....	9
6.1.3 Flash Storage .....	9
6.1.4 Basic Operation.....	9
6.1.5 Automatic Power-Down Mode .....	9
6.2. Functional Description Example .....	9
6.2.1. Record a Message .....	10
6.2.2. Edge-trigger Playback.....	10
6.2.3. Level- trigger Playback.....	10
6.2.4. LED Operation .....	10
6.2.5. R <sub>OSC</sub> Operation.....	10
7. TIMING DIAGRAMS.....	11
8. ABSOLUTE MAXIMUM RATINGS.....	13
8.1 Operating Conditions .....	14
9. ELECTRICAL CHARACTERISTICS .....	15
9.1. DC Parameters .....	15
9.2. AC Parameters .....	16
10. TYPICAL APPLICATION CIRCUIT .....	17
11. PACKAGE DRAWING AND DIMENSIONS .....	18
11.1. 16-Lead 150mil Small Outline Integrated Circuit (SOIC) Package .....	18
11.2. Die Physical Layout .....	19
12. ORDERING INFORMATION.....	20
13. VERSION HISTORY .....	21

## 1. GENERAL DESCRIPTION

The Nuvoton® ISD1600B ChipCorder® Series is a high quality, fully integrated, single-chip single-message voice record and playback device ideally suited to a variety of electronic systems. The message duration is user selectable in ranges from 6.6 seconds to 40 seconds, depending on the specific device. The sampling frequency of each device can also be adjusted from 4 kHz to 12 kHz with an external resistor, giving the user greater flexibility in duration versus recording quality for each application. Operating voltage spans a range from 2.4 V to 5.5 V to ensure that the ISD1600B devices are optimized for a wide range of battery or line-powered applications.

The devices include an on-chip oscillator (with external resistor control), microphone preamplifier with Automatic Gain Control (AGC), anti-aliasing filter, Multi-Level Storage (MLS) array, smoothing filter, Pulse Width Modulation (PWM) Class D speaker driver, and current output. Voice signals can be fed into the chip through a differential microphone input for recording. The PWM output can directly drive a standard 8  $\Omega$  speaker or a typical buzzer, while the separate single-ended current output can drive an external amplifier.

Recordings are stored into the on-chip Flash memory cells, providing zero-power message storage. This unique single-chip solution is made possible through Nuvoton's patented Multi-Level Storage (MLS) technology. Audio data are stored directly in solid-state memory without digital compression, providing superior quality voice and music reproduction.

## 2. FEATURES

- User-friendly single-chip, single-message voice record & playback devices
- Wide operating voltage: 2.4V to 5.5V
- Push-button interface
  - Record is level-triggered
  - Playback is either edge- or level-triggered
- Selectable sampling frequency controlled by an external oscillator resistor


Sampling Frequency	12 kHz	8 kHz	6.4 kHz	5.3 kHz	4 kHz
Rosc	53 k $\Omega$	80 k $\Omega$	100 k $\Omega$	120 k $\Omega$	160 k $\Omega$

- Variable duration selected by external oscillator resistor


Sample Frequency	12 KHz	8 KHz	6.4 KHz	5.3 KHz	4 HKz
ISD1610B	6.6 secs	10 secs	12.5 secs	15 secs	20 secs
ISD1612B	8 secs	12 secs	15 secs	18 secs	24 secs
ISD1616B	10.6 secs	16 secs	20 secs	24 secs	32 secs
ISD1620B	13.3 secs	20 secs	25 secs	30 secs	40 secs

- Message and operation indicators
  - LED: stay on during recording, blink during playback operation
- Automatic power-down mode
  - Enters standby mode immediately after a record or playback cycle
  - Standby current: 1 $\mu$ A typical and 10 $\mu$ A maximum
- Dual output channels
  - PWM Class D speaker amplifier to directly drive an 8  $\Omega$  speaker or a typical buzzer
  - AUD single-ended current output to drive external power amplifier
- ChipCorder standard features
  - High-quality, natural voice and audio reproduction
  - Zero-power message storage: Eliminates battery backup circuits
  - 100-year message retention (typical)
  - 100,000 record cycles (typical)
- Package options: Leaded and Lead-free packaged units
- Available in die and 16L 150mil SOIC
- Temperature options:
  - Commercial: 0°C to +50°C (Die); 0°C to +70°C (Packaged)
  - Industrial: -40°C to +85°C (Packaged)

3. BLOCK DIAGRAM



**4. PIN CONFIGURATION**



## 5. PIN DESCRIPTION

PIN NAME	SOIC / PDIP	FUNCTIONS
	PIN NO.	
$V_{SSD}$	1	<b>Digital Ground:</b> $V_{SSD}$ is the ground for digital circuits. It is important to have a separate path for each ground back to the system ground terminal to minimize noise.
$\overline{REC}$	2	<b>Record:</b> The device starts recording whenever $\overline{REC}$ transits from High to Low and stays at Low. Recording stops when the signal returns to High. This pin has an internal pull-up resistor <sup>[1]</sup> and an internal debounce on falling edge.
$\overline{PLAYE}$	3	<b>Edge-trigger Playback:</b> A playback operation starts when this input detects a low going signal exceeding the specified debounced time. This pin has an internal pull-up resistor <sup>[1]</sup> and an internal debounce on both falling & rising edge.
$\overline{PLAYL}$	4	<b>Level-trigger Playback:</b> A playback operation begins when this input detects a low going signal and remains at Low. Playback stops when the signal returns to High. This pin has an internal pull-up resistor <sup>[1]</sup> and an internal debounce on falling edge.
$V_{SSA}$	5	<b>Analog Ground:</b> $V_{SSA}$ is the ground for analog circuits. It is important to have a separate path for each ground back to the system ground terminal to minimize noise.
MIC+	6	<b>Microphone Positive Input:</b> The input transfers the signal to the preamplifier. The internal Automatic Gain Control (AGC) circuit controls the gain of the preamplifier. An external microphone should be AC coupled to this pin via a series capacitor. The capacitor value, together with an internal 10 K $\Omega$ resistance on this pin, determines the low-frequency cutoff for the ISD1600B passband.
MIC-	7	<b>Microphone Negative Input:</b> This is the inverting input to the microphone preamplifier. It provides input noise-cancellation, or common-mode rejection, when the microphone is connected differentially to the device.
SP-	8	<b>Speaker Negative :</b> The SP-, Class D PWM output, provides a differential output with SP+ pin to drive 8 $\Omega$ speaker or buzzer. During power down or recording, this pin is tri-stated.
$V_{SSP}$	9	<b>PWM Ground:</b> $V_{SSP}$ is the ground for PWM speaker driver. It is important to have a separate path for each ground back to the system ground terminal to minimize noise.

# ISD1600B SERIES



PIN NAME	SOIC / PDIP	FUNCTIONS
	PIN NO.	
V <sub>CCA</sub>	10	<b>Analog power supply:</b> It is important to have a separate path for each power back to the power terminal to minimize the noises. Decoupling capacitors to V <sub>SSA</sub> should be as close to the device as possible.
V <sub>CCP</sub>	10	<b>V<sub>CCP</sub>:</b> Power supply for PWM speaker drivers. It is important to have a separate path for each power back to the power terminal to minimize noise. Decoupling capacitors to V <sub>SSP</sub> should be as close to the device as possible.
SP+	11	<b>Speaker Positive :</b> The SP+, Class D PWM output, provide a differential output with SP- pin to drive an 8Ω speaker or buzzer directly. During power down or recording, this pin is tri-stated.
AGC	12	<b>Automatic Gain Control:</b> The AGC dynamically adjusts the gain of the preamplifier to compensate the wide range of microphone input levels. The AGC allows the full range of signal to be recorded with minimal distortion. Nominal values of 4.7 μF give satisfactory results in most cases.  Connecting this pin to ground provides maximum gain to the preamplifier circuitry. Conversely, connecting this pin to power supply provides minimum gain to the preamplifier circuitry.
AUD	13	<b>AUD:</b> The AUD provides a single-ended current output to drive an external amplifier. During standby or recording, this pin is tri-stated.
R <sub>OSC</sub>	14	<b>Oscillator Resistor:</b> This enables the user to vary the record and/or playback duration of the device. A resistor connected between the R <sub>OSC</sub> pin and V <sub>SSA</sub> determines the sample frequency for the ISD1600B device. Please refer to the Duration Section in Section 6.1.
V <sub>CCD</sub>	15	<b>Digital power supply:</b> It is important to have a separate path for each power back to the power terminal to minimize noise. Decoupling capacitors should be as close to the device as possible.
$\overline{\text{LED}}$	16	<b>LED output:</b> This pin is Low during a record cycle and blinks during playback cycle. It can be used to drive an LED to indicate either a record or playback cycle is in progress.

Note: <sup>[1]</sup> 600kΩ (typical).



## 6. FUNCTIONAL DESCRIPTION

### 6.1. DETAILED DESCRIPTION

#### 6.1.1 Audio Quality

Nuvoton's patented ChipCorder<sup>®</sup> MLS technology provides natural high quality record and playback solution on a single chip. The input audio signals are stored directly into the non-volatile memory and are reproduced in its natural form without any compression artifacts caused by the digital speech solutions. A complete sample is stored in a single cell, minimizing the memory needed to store a single message.

#### 6.1.2 Duration

The ISD1600B series offer single-chip solution with record & playback duration from 6.6 seconds to 40 seconds. Sampling frequency and duration are determined by an external resistor connected to the Rosc pin.

Sampling Frequency	Rosc	ISD1610B	ISD1612B	ISD1616B	ISD1620B
12 KHz	53 kΩ	6.6 secs	8 secs	10.6 secs	13.3 secs
8 KHz	80 kΩ	10 secs	12 secs	16 secs	20 secs
6.4 KHz	100 kΩ	12.5 secs	15 secs	20 secs	25 secs
5.3 KHz	120 kΩ	15 secs	18 secs	24 secs	30 secs
4 KHz	160 kΩ	20 secs	24 secs	32 secs	40 secs

#### 6.1.3 Flash Storage

The ISD1600B product utilizes the on-chip Flash memory providing zero-power message storage. The message is retained for up to 100 years without power. In addition, the device can be re-recorded typically over 100,000 times.

#### 6.1.4 Basic Operation

The ISD1600B ChipCorder<sup>®</sup> device is controlled by either the  $\overline{\text{REC}}$ , or one of the two playback modes,  $\overline{\text{PLAYE}}$  and  $\overline{\text{PLAYL}}$ . The ISD1600B parts are configured for simple design in single-message application. Detailed operations are explained in Section 6.2.

#### 6.1.5 Automatic Power-Down Mode

At the end of a playback or record cycle, the ISD1600B device automatically enters into a low-power mode, consuming typically 1μA, provided that  $\overline{\text{PLAYE}}$ ,  $\overline{\text{PLAYL}}$  and  $\overline{\text{REC}}$  are High (see DC parameters Section). During a playback cycle, the device powers down automatically at the end of the message. During a record cycle, the device powers down immediately after  $\overline{\text{REC}}$  is released to High.

## 6.2. FUNCTIONAL DESCRIPTION EXAMPLE

The following example operating sequences demonstrate the functionality of the ISD1600B series.

### 6.2.1. Record a Message

The device starts recording from the beginning of the memory when  $\overline{\text{REC}}$  transits from High to Low and stays at Low. A record cycle is completed when  $\overline{\text{REC}}$  is pulled to High or entire memory is filled up. Then an End-of-Message (EOM) marker is written at the end of message, enabling a subsequent playback cycle to terminate appropriately. Hence, the device automatically enters into standby mode.

Record takes precedence over playback operation. If  $\overline{\text{REC}}$  is pulled Low during a playback cycle, the playback immediately halts and recording starts from the beginning of the memory.

Holding  $\overline{\text{REC}}$  Low after recording will increase standby current consumption.

### 6.2.2. Edge-trigger Playback

A playback operation starts from the beginning of the memory when  $\overline{\text{PLAYE}}$  detects a low going signal exceeding the specified debounced time. Playback continues until an EOM marker is encountered. Upon completion of a playback cycle, the device automatically enters into standby mode.

During playback, a subsequent low going signal will terminate the current playback operation.

Holding this pin Low after playback operation will increase standby current consumption.

### 6.2.3. Level- trigger Playback

When  $\overline{\text{PLAYL}}$  switches from High to Low and stays at Low, a playback starts from the beginning of the memory until either an EOM marker is reached, then it automatically powers down.

If  $\overline{\text{PLAYL}}$  is pulled High at any time during playback, the playback operation stops immediately and the device enters into the power-down mode.

### 6.2.4. LED Operation

The  $\overline{\text{LED}}$  is Low during recording, which turns on an LED as a recording indicator. However, during playback, the LED blinks a few times per second to indicate a playback operation. It returns to a High when operation stops.

### 6.2.5. R<sub>OSC</sub> Operation

The duration can be varied by changing the value of R<sub>OSC</sub>. This means the designer has the flexibility to choose different sampling frequency, up to 12 KHz, depending upon the needs.

This feature allows frequency shifting where a recorded audio can be played back faster or slower than normal for special sound effects.

Another feature is a "Pause" function that can be activated by taking the R<sub>OSC</sub> resistor to V<sub>CC</sub> to stop playback momentarily, and to resume when the resistor is switched back to ground.

7. TIMING DIAGRAMS




FIGURE 1: RECORD OPERATION




FIGURE 2: PLAYBACK OPERATION

## 8. ABSOLUTE MAXIMUM RATINGS

### ABSOLUTE MAXIMUM RATINGS (DIE)

CONDITIONS <sup>[1]</sup>	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to all pins	(V <sub>SS</sub> -0.3V) to (V <sub>DD</sub> +0.3V)
Power supply voltage to ground potential	-0.3V to +7.0V

### ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

CONDITIONS <sup>[1]</sup>	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to all pins	(V <sub>SS</sub> -0.3V) to (V <sub>DD</sub> +0.3V)
Lead temperature (Soldering – 10 sec)	300°C
Power supply voltage to ground potential	-0.3V to +7.0V

<sup>[1]</sup> Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

## 8.1 OPERATING CONDITIONS

### OPERATING CONDITIONS (DIE)

CONDITIONS	VALUES
Operating temperature range	0°C to +50°C
Supply voltage ( $V_{DD}$ ) <sup>[1]</sup>	+2.4V to +5.5V
Ground voltage ( $V_{SS}$ ) <sup>[2]</sup>	0V
Input voltage ( $V_{DD}$ ) <sup>[1]</sup>	0V to 5.5V
Voltage applied to any pins	( $V_{SS} - 0.3V$ ) to ( $V_{DD} + 0.3V$ )

### OPERATING CONDITIONS (PACKAGED PARTS)

CONDITIONS	VALUES
Operating temperature range (Case temperature)	-40°C to +85°C
Supply voltage ( $V_{DD}$ ) <sup>[1]</sup>	+2.4V to +5.5V
Ground voltage ( $V_{SS}$ ) <sup>[2]</sup>	0V
Input voltage ( $V_{DD}$ ) <sup>[1]</sup>	0V to 5.5V
Voltage applied to any pins	( $V_{SS} - 0.3V$ ) to ( $V_{DD} + 0.3V$ )

<sup>[1]</sup>  $V_{DD} = V_{CCA} = V_{CCD} = V_{CCP}$

<sup>[2]</sup>  $V_{SS} = V_{SSA} = V_{SSD} = V_{SSP}$

## 9. ELECTRICAL CHARACTERISTICS

### 9.1. DC PARAMETERS

PARAMETER	SYMBOL	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
Supply Voltage	V <sub>DD</sub>	2.4		5.5	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> -0.3		0.3xV <sub>DD</sub>	V	
Input High Voltage	V <sub>IH</sub>	0.7xV <sub>DD</sub>		V <sub>DD</sub>	V	
Output Low Voltage	V <sub>OL</sub>	V <sub>SS</sub> -0.3		0.3xV <sub>DD</sub>	V	I <sub>OL</sub> = 4.0 mA <sup>[2]</sup>
Output High Voltage	V <sub>OH</sub>	0.7xV <sub>DD</sub>		V <sub>DD</sub>	V	I <sub>OH</sub> = -1.6 mA <sup>[2]</sup>
Record Current	I <sub>DD_Record</sub>			20	mA	V <sub>DD</sub> = 5.5V, No load, Sampling freq = 12 kHz
Playback Current	I <sub>DD_Playback</sub>			20	mA	
Standby Current	I <sub>SB</sub>		1	10	μA	<sup>[3]</sup> <sup>[4]</sup>
Input Leakage Current	I <sub>ILPD1</sub>			±1	μA	Force V <sub>DD</sub> <sup>[5]</sup>
Input Current HIGH	I <sub>ILPD2</sub>	-3		-10	μA	Force V <sub>SS</sub> <sup>[5]</sup>
Preamp Input Resistance	R <sub>MIC+</sub> , R <sub>MIC-</sub>		20		KΩ	Across both pins
MIC Input Voltage	V <sub>IN</sub>		15	300	mV	Peak-to-Peak <sup>[6]</sup>
Gain from MIC to SP+/-	A <sub>MSP</sub>	6		40	dB	V <sub>IN</sub> = 15 to 300mV, AGC = 4.7μF, V <sub>DD</sub> = 2.4V to 5.5V
Output Load Impedance	R <sub>EXT</sub>	8			Ω	Speaker Load
Speaker Output Power	P <sub>out</sub>		670		mW	V <sub>DD</sub> = 5.5V
			313		mW	V <sub>DD</sub> = 4.4V
			117		mW	V <sub>DD</sub> = 3V
			49		mW	V <sub>DD</sub> = 2.4V
Speaker Output Voltage	V <sub>out</sub>		V <sub>DD</sub>		V	R <sub>EXT</sub> = 8Ω (Speaker), typical buzzer
AUD	I <sub>AUD</sub>		-3.0		mA	V <sub>DD</sub> = 4.5V, R <sub>EXT</sub> = 390Ω
Total Harmonic Distortion	THD		1		%	15mV p-p 1KHz sinewave, Cmessage weighted

Notes: <sup>[1]</sup> Conditions: V<sub>CC</sub> = 4.5V, 8kHz sampling frequency and T<sub>A</sub> = 25°C, unless otherwise stated.

<sup>[2]</sup> LED output during Record operation.

<sup>[3]</sup> V<sub>CCA</sub>, V<sub>CCD</sub> and V<sub>CCP</sub> are connected together. V<sub>SSA</sub>, V<sub>SSP</sub> and V<sub>SSD</sub> are connected together.

<sup>[4]</sup>  $\overline{\text{REC}}$ ,  $\overline{\text{PLAYE}}$  and  $\overline{\text{PLAYL}}$  must be at V<sub>CCD</sub>.

<sup>[5]</sup>  $\overline{\text{REC}}$ ,  $\overline{\text{PLAYE}}$  and  $\overline{\text{PLAYL}}$  are forced to specified condition.

<sup>[6]</sup> Balanced input signal applied between MIC and MIC REF as shown in the applications example. Single-ended MIC or MIC REF recommended to be less than 100 mV peak to peak.

## 9.2. AC PARAMETERS

CHARACTERISTIC	SYMBOL	MIN	TYP <sup>[1]</sup>				MAX	UNITS	CONDITIONS	
Sampling Frequency <sup>[2]</sup>	F <sub>S</sub>	4					12	KHz	V <sub>CC</sub> =2.4V~5.5V	
Duration <sup>[3]</sup>	Dur		<b>I1610B</b>	<b>I1612B</b>	<b>I1616B</b>	<b>I1620B</b>				
			6.6	8	10.6	13.3		Sec	SF=12kHz	V <sub>CC</sub> =2.4V~5.5V
			10	12	16	20		Sec	SF=8kHz	
			12.5	15	20	25		Sec	SF=6.4kHz	
			15	18	24	30		Sec	SF=5.3kHz	
			20	24	32	40		Sec	SF=4kHz	
Rising time	T <sub>r</sub>	0					100	nsec		
Falling Time	T <sub>f</sub>	0					100	nsec		
Debounce Time (Record & PlayL)	T <sub>Db1</sub>		26.6	26.6	26.6	26.6		msec	SF=12kHz	V <sub>CC</sub> =2.4V~5.5V
			40	40	40	40		msec	SF=8kHz	
			50	50	50	50		msec	SF=6.4kHz	
			60.4	60.4	60.4	60.4		msec	SF=5.3kHz	
			80	80	80	80		msec	SF=4kHz	
Debounce Time (PlayE)	T <sub>Db2</sub>		13.3	13.3	13.3	13.3		msec	SF=12kHz	V <sub>CC</sub> =2.4V~5.5V
			20	20	20	20		msec	SF=8kHz	
			25	25	25	25		msec	SF=6.4kHz	
			30.2	30.2	30.2	30.2		msec	SF=5.3kHz	
			40	40	40	40		msec	SF=4kHz	
Signal Ramp Up Time	T <sub>RU</sub>	100						msec	V <sub>CC</sub> =2.4V~5.5V	
Record Stop Time	T <sub>RS</sub>		2 Sample Clock						V <sub>CC</sub> =2.4V~5.5V	
PlayL Stop Time	T <sub>PS1</sub>		T <sub>Db1</sub>					msec	V <sub>CC</sub> =2.4V~5.5V	
PlayE Stop Time	T <sub>PS2</sub>		2 X T <sub>Db1</sub>					msec	V <sub>CC</sub> =2.4V~5.5V	
LED Cycle frequency	T <sub>Cyc</sub>	1					6	Hz	Playback at any SF	

Notes:

- <sup>[1]</sup> Typical values : V<sub>CC</sub> = 4.5V, sampling frequency (SF) = 8 kHz and @ T<sub>A</sub> = 25°C, unless otherwise stated.
- <sup>[2]</sup> Sampling Frequency can vary as much as ±2.25 percent over the commercial temperature and voltage ranges, and -6/+4 percent over the industrial temperature and voltage ranges.
- <sup>[6]</sup> Duration can vary as much as ±2.25 percent over the commercial temperature and voltage ranges, and -6/+4 percent over the industrial temperature and voltage ranges.




# ISD1600B SERIES



## 10. TYPICAL APPLICATION CIRCUIT

The below example illustrates a typical applications of ISD1600B device.



Schematic shows both speaker and AUD outputs

### Notes:

- \* These components may be needed in order to optimize for the best voice quality and system performance, which is also dependent upon the layout of the PCB. Pending upon system requirement, Cx can be 10 μF, 4.7 μF or other values. For R7, 1kΩ gives satisfactory result fro most cases.
- \*\* For Sampling Freq at 8 kHz, R4 = 80 KΩ
- \*\*\* It is important to have a separate path for each ground and power back to related terminal to minimize the noise. Also, the power supplies should be decoupled as close to the device as possible.

### Good Audio Design Practices

Nuvoton's ChipCorder are very high-quality single-chip voice recording and playback devices. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling are followed. See Application Information links below for details.

Design considerations for ISD1600B Series

[http://www.nuvoton-usa.com/products/isd\\_products/chipcorder/applicationbriefs/AN-CC1001.pdf](http://www.nuvoton-usa.com/products/isd_products/chipcorder/applicationbriefs/AN-CC1001.pdf)

Good Audio Design Practices


[http://www.nuvoton-usa.com/products/isd\\_products/chipcorder/applicationinfo/apin11.pdf](http://www.nuvoton-usa.com/products/isd_products/chipcorder/applicationinfo/apin11.pdf)

Single-Chip Board Layout Diagrams

[http://www.nuvoton-usa.com/products/isd\\_products/chipcorder/applicationinfo/apin12.pdf](http://www.nuvoton-usa.com/products/isd_products/chipcorder/applicationinfo/apin12.pdf)

11. PACKAGE DRAWING AND DIMENSIONS

11.1. 16-Lead 150mil Small Outline Integrated Circuit (SOIC) Package




CONTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1.35	—	1.75	0.053	—	0.069
A1	0.10	—	0.25	0.004	—	0.010
b	0.33	—	0.51	0.013	—	0.020
c	0.19	—	0.25	0.008	—	0.010
D	9.8	—	10.00	0.386	—	0.394
E	3.8	—	4.0	0.150	—	0.157
e	1.27 BASIC			0.050 BASIC		
HE	5.8	—	6.20	0.228	—	0.244
θ	0°	—	8°	0°	—	8°
L	0.40	—	1.27	0.016	—	0.050
S	0.394	—	0.648	0.0155	—	0.0255
y	—	—	0.10	—	—	0.004

11.2. Die Physical Layout

ISD1610B / 1612B / 1616B / 1620B




Notes:

1. The backside of die is internally connected to  $V_{SSA}$ . It **MUST NOT** be connected to any other potential or damage may occur.
2. For package,  $V_{CCA}$  and  $V_{CCP}$  pads are bonded together to one pin.

## 12. ORDERING INFORMATION

### Product Number Descriptor Key



When ordering, please refer to the following valid part numbers that are supported in volume for this product series. Contact the local Nuvoton Sales Representative or Distributor for availability information.

For the latest product information, access Nuvoton's worldwide website at <http://www.nuvoton-usa.com>

## 13. VERSION HISTORY

VERSION	DATE	DESCRIPTION
A1	Apr 2005	Initial version
1	Jan 2006	Change to Preliminary Update Ordering info with Pb-free option
1.1	Apr 2006	Update application diagram
1.2	Jan 2007	Update Rosc resistor value Revise automatic power down mode Update standby current parameter Revise die physical layout section
1.21	Nov 2008	Update Application Circuit in Section 10 Remove PDIP package information Change to Nuvoton Logo
1.22	Dec 2008	Remove vAlert feature

# ISD1600B SERIES

**nuvoton**

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Nuvoton products. Nuvoton makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Nuvoton or others is granted by this publication. Except as set forth in Nuvoton's Standard Terms and Conditions of Sale, Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Nuvoton be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Nuvoton has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Nuvoton makes no representation or warranty that such applications shall be suitable for the use specified.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Nuvoton Reliability Report, and are neither warranted nor guaranteed by Nuvoton. This product incorporates SuperFlash®.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD® ChipCorder® product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright© 2005, Nuvoton Electronics Corporation. All rights reserved. ChipCorder® and ISD® are trademarks of Nuvoton Electronics Corporation. SuperFlash® is the trademark of Silicon Storage Technology, Inc. All other trademarks are properties of their respective owners.

#### Headquarters

No. 4, Creation Rd. III  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5665577  
<http://www.Nuvoton.com.tw/>

#### Nuvoton Technology Corporation America

2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441797  
<http://www.Nuvoton-usa.com/>

#### Technology Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai,  
200336 China  
TEL: 86-21-62365999  
FAX: 86-21-62365998

#### Taipei Office

9F, No. 480, Pueiguang Rd.  
Neihu District  
Taipei, 114 Taiwan  
TEL: 886-2-81777168  
FAX: 886-2-87153579

#### Nuvoton Technology Corporation Japan

7F Daini-ueno BLDG. 3-7-18  
Shinyokohama Kohokuku,  
Yokohama, 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

#### Nuvoton Technology (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

*Publication Release Date: Dec. 01, 2008*

*Revision 1.22*