

# TimerBlox: Voltage-Controlled Pulse Width Modulator (PWM)

## **FEATURES**

- Pulse Width Modulation (PWM) Controlled by Simple OV to 1V Analog Input
- Four Available Options Define Duty Cycle Limits
  - Minimum Duty Cycle at 0% or 5%
  - Maximum Duty Cycle at 95% or 100%
- Frequency Range: 3.81Hz to 1MHz
- Configured with 1 to 3 Resistors
- <1.7% Maximum Frequency Error</p>
- PWM Duty Cycle Error < 3.7% Maximum
- Frequency Modulation (VCO) Capability
- 2.25V to 5.5V Single Supply Operation
- 115µA Supply Current at 100kHz
- 500µs Start-Up Time
- CMOS Output Driver Sources/Sinks 20mA
- -40°C to 125°C Operating Temperature Range
- Available in Low Profile (1mm) SOT-23 (ThinSOT<sup>TM</sup>) and 2mm × 3mm DFN

## **APPLICATIONS**

- PWM Servo Loops
- Heater Control
- LED Dimming Control
- High Vibration, High Acceleration Environments
- Portable and Battery-Powered Equipment

∠T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and TimerBlox and ThinSOT are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## DESCRIPTION

The LTC®6992 is a silicon oscillator with an easy-to-use analog voltage-controlled pulse width modulation (PWM) capability. The LTC6992 is part of the TimerBlox™ family of versatile silicon timing devices.

A single resistor,  $R_{SET}$ , programs the LTC6992's internal master oscillator frequency. The output frequency is determined by this master oscillator and an internal frequency divider,  $N_{DIV}$ , programmable to eight settings from 1 to 16384.

$$f_{OUT} = \frac{1MHz}{N_{DIV}} \bullet \frac{50k\Omega}{R_{SET}}, N_{DIV} = 1,4,16 \dots 16384$$

Applying a voltage between 0V and 1V on the MOD pin sets the duty cycle, according to the following formula:


Duty Cycle = 
$$\frac{V_{MOD}}{0.8 \cdot V_{SFT}} - \frac{1}{8} \approx \frac{V_{MOD} - 100 \text{mV}}{800 \text{mV}}$$


The four versions differ in their minimum/maximum duty cycle. Note that a minimum duty cycle limit of 0% or maximum duty cycle limit of 100% allows oscillations to stop at the extreme duty cycle settings.

DEVICE NAME	PWM DUTY CYCLE RANGE
LTC6992-1	0% to 100%
LTC6992-2	5% to 95%
LTC6992-3	0% to 95%
LTC6992-4	5% to 100%

## TYPICAL APPLICATION

#### 1MHz Pulse Width Modulator








## **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Supply Voltage (V <sup>+</sup> ) to GND6V
Maximum Voltage On Any Pin
(GND $- 0.3V$ ) $\leq V_{PIN} \leq (V^+ + 0.3V)$
Operating Temperature Range (Note 2)
LTC6992C40°C to 85°C
LTC6992I40°C to 85°C
LTC6992H40°C to 125°C

Specified Temperature Range (Note 3)	
LTC6992C	0°C to 70°C
LTC6992I	40°C to 85°C
LTC6992H	40°C to 125°C
Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	
S6 Package	300°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC6992CDCB-1#PBF	LTC6992CDCB-1#TRPBF	LDXC	6-Lead (2mm × 3mm) Plastic DFN	0°C to 70°C
LTC6992IDCB-1#PBF	LTC6992IDCB-1#TRPBF	LDXC	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6992HDCB-1#PBF	LTC6992HDCB-1#TRPBF	LDXC	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C
LTC6992CS6-1#PBF	LTC6992CS6-1#TRPBF	LTDXB	6-Lead Plastic TSOT-23	0°C to 70°C
LTC6992IS6-1#PBF	LTC6992IS6-1#TRPBF	LTDXB	6-Lead Plastic TSOT-23	-40°C to 85°C
LTC6992HS6-1#PBF	LTC6992HS6-1#TRPBF	LTDXB	6-Lead Plastic TSOT-23	-40°C to 125°C
LTC6992CDCB-2#PBF	LTC6992CDCB-2#TRPBF	LDXF	6-Lead (2mm × 3mm) Plastic DFN	0°C to 70°C
LTC6992IDCB-2#PBF	LTC6992IDCB-2#TRPBF	LDXF	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6992HDCB-2#PBF	LTC6992HDCB-2#TRPBF	LDXF	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C
LTC6992CS6-2#PBF	LTC6992CS6-2#TRPBF	LTDXD	6-Lead Plastic TSOT-23	0°C to 70°C
LTC6992IS6-2#PBF	LTC6992IS6-2#TRPBF	LTDXD	6-Lead Plastic TSOT-23	-40°C to 85°C
LTC6992HS6-2#PBF	LTC6992HS6-2#TRPBF	LTDXD	6-Lead Plastic TSOT-23	-40°C to 125°C
LTC6992CDCB-3#PBF	LTC6992CDCB-3#TRPBF	LFCP	6-Lead (2mm × 3mm) Plastic DFN	0°C to 70°C
LTC6992IDCB-3#PBF	LTC6992IDCB-3#TRPBF	LFCP	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6992HDCB-3#PBF	LTC6992HDCB-3#TRPBF	LFCP	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C
LTC6992CS6-3#PBF	LTC6992CS6-3#TRPBF	LTFCQ	6-Lead Plastic TSOT-23	0°C to 70°C
LTC6992IS6-3#PBF	LTC6992IS6-3#TRPBF	LTFCQ	6-Lead Plastic TSOT-23	-40°C to 85°C
LTC6992HS6-3#PBF	LTC6992HS6-3#TRPBF	LTFCQ	6-Lead Plastic TSOT-23	-40°C to 125°C
LTC6992CDCB-4#PBF	LTC6992CDCB-4#TRPBF	LFCR	6-Lead (2mm × 3mm) Plastic DFN	0°C to 70°C
LTC6992IDCB-4#PBF	LTC6992IDCB-4#TRPBF	LFCR	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6992HDCB-4#PBF	LTC6992HDCB-4#TRPBF	LFCR	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC6992CS6-4#PBF	LTC6992CS6-4#TRPBF	LTFCS	6-Lead Plastic TSOT-23	0°C to 70°C
LTC6992IS6-4#PBF	LTC6992IS6-4#TRPBF	LTFCS	6-Lead Plastic TSOT-23	-40°C to 85°C
LTC6992HS6-4#PBF	LTC6992HS6-4#TRPBF	LTFCS	6-Lead Plastic TSOT-23	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . Test conditions are  $V^+ = 2.25V$  to 5.5V,  $V_{MOD} = 0V$  to  $V_{SET}$ , DIVCODE = 0 to 15 ( $N_{DIV} = 1$  to 16,384),  $R_{SET} = 50k$  to 800k,  $R_{LOAD} = 5k$ ,  $C_{LOAD} = 5pF$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Oscillation	Frequency							
f <sub>OUT</sub>	Output Frequency				3.81		1000000	Hz
$\Delta f_{OUT}$	Frequency Accuracy (Note 4)	$3.81$ Hz $\leq f_{OUT} \leq 1$ MHz		•		±0.8	±1.7 ±2.4	% %
$\Delta f_{OUT}/\Delta T$	Frequency Drift Over Temperature			•		±0.005		%/°C
$\Delta f_{OUT}/\Delta V^{+}$	Frequency Drift Over Supply	V <sup>+</sup> = 4.5V to 5.5V V <sup>+</sup> = 2.25V to 4.5V		•		0.25 0.08	0.65 0.18	%/V %/V
	Period Jitter (Note 9)	N <sub>DIV</sub> = 1				1.2		% <sub>P-P</sub>
		N <sub>DIV</sub> = 4				0.4 0.07		% <sub>P-P</sub> % <sub>RMS</sub>
		N <sub>DIV</sub> = 16				0.15 0.022		% <sub>P-P</sub> % <sub>RMS</sub>
Pulse Width	n Modulation	_						
ΔD	PWM Duty Cycle Accuracy	V <sub>MOD</sub> = 0.2 • V <sub>SET</sub> to 0.8 • V <sub>SET</sub> V <sub>MOD</sub> = 0.2 • V <sub>SET</sub> to 0.8 • V <sub>SET</sub> V <sub>MOD</sub> < 0.2 • V <sub>SET</sub> or V <sub>MOD</sub> > 0.8 • V <sub>SET</sub>		•		±3.0	±3.7 ±4.5 ±4.9	% % %
D <sub>MAX</sub>	Maximum Duty Cycle Limit	LTC6992-1/LTC6992-4, POL = 0, V <sub>MOD</sub> = 1V		•	100			%
		LTC6992-2/LTC6992-3, P	0L = 0, V <sub>MOD</sub> = 1V	•	90.5	95	99	%
D <sub>MIN</sub>	Minimum Duty Cycle Limit	LTC6992-1/LTC6992-3, POL = 0, V <sub>MOD</sub> = 0V		•			0	%
		LTC6992-2/LTC6992-4, POL = 0, V <sub>MOD</sub> = 0V			1	5	9.5	%
t <sub>S,PWM</sub>	Duty Cycle Settling Time (Note 6)	t <sub>MASTER</sub> = t <sub>OUT</sub> /N <sub>DIV</sub>				8∙t <sub>MASTER</sub>		μs
Power Supp	oly						·	
V <sup>+</sup>	Operating Supply Voltage Range			•	2.25		5.5	V
	Power-On Reset Voltage			•			1.95	V
Is	Supply Current	$R_L = \infty$ , $R_{SET} = 50$ k,	V <sup>+</sup> = 5.5V	•		365	450	μА
		$N_{DIV} = 1$	V <sup>+</sup> = 2.25V	•		225	285	μΑ
		$R_L = \infty$ , $R_{SET} = 50k$ ,	V <sup>+</sup> = 5.5V	•		350	420	μΑ
		$N_{DIV} = 4$	V <sup>+</sup> = 2.25V	•		225	280	μΑ
		$R_L = \infty$ , $R_{SET} = 50$ k,	V <sup>+</sup> = 5.5V	•		325	390	μΑ
		N <sub>DIV</sub> ≥ 16	V <sup>+</sup> = 2.25V	•		215	265	μΑ
		$R_L = \infty$ , $R_{SET} = 800$ k,	V <sup>+</sup> = 5.5V	•		120	170	μΑ
		$N_{DIV} = 1 \text{ to } 16,384$	V <sup>+</sup> = 2.25V	•		105	150	μΑ



**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25\,^{\circ}$ C. Test conditions are  $V^+ = 2.25V$  to 5.5V,  $V_{MOD} = 0V$  to  $V_{SET}$ , DIVCODE = 0 to 15 ( $N_{DIV} = 1$  to 16,384),  $R_{SET} = 50k$  to 800k,  $R_{LOAD} = 5k$ ,  $C_{LOAD} = 5pF$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Analog Inpi	uts						·	
V <sub>SET</sub>	Voltage at SET Pin			•	0.97	1.00	1.03	V
ΔV <sub>SET</sub> /ΔT	V <sub>SET</sub> Drift Over Temperature			•		±75		μV/°C
R <sub>SET</sub>	Frequency-Setting Resistor			•	50		800	kΩ
	MOD Pin Input Capacitance					2.5		pF
	MOD Pin Input Current			•			±10	nA
$V_{\text{MOD,HI}}$	V <sub>MOD</sub> Voltage for Maximum Duty Cycle		2-4, POL = 0, D = 100% 2-3, POL = 0, D = 95%	•		0.90 • V <sub>SET</sub> 0.86 • V <sub>SET</sub>	0.936•V <sub>SET</sub>	V
$V_{\text{MOD,LO}}$	V <sub>MOD</sub> Voltage for Minimum Duty Cycle		2-3, POL = 0, D = 0% 2-4, POL = 0, D = 5%	•	0.064 • V <sub>SET</sub>	0.10 • V <sub>SET</sub> 0.14 • V <sub>SET</sub>		V
$V_{DIV}$	DIV Pin Voltage			•	0		V <sup>+</sup>	V
$\Delta V_{DIV}/\Delta V^{+}$	DIV Pin Valid Code Range (Note 5)	Deviation from Idea $V_{DIV}/V^+ = (DIVCOD)$		•			±1.5	%
	DIV Pin Input Current			•			±10nA	
Digital Out	put							
I <sub>OUT(MAX)</sub>	Output Current	V <sup>+</sup> = 2.7V to 5.5V				±20		mA
V <sub>OH</sub>	High Level Output Voltage (Note 7)	V <sup>+</sup> = 5.5V	I <sub>OUT</sub> = -1mA I <sub>OUT</sub> = -16mA	•	5.45 4.84	5.48 5.15		V
		V+ = 3.3V	I <sub>OUT</sub> = -1mA I <sub>OUT</sub> = -10mA	•	3.24 2.75	3.27 2.99		V
		V+ = 2.25V	I <sub>OUT</sub> = -1mA I <sub>OUT</sub> = -8mA	•	2.17 1.58	2.21 1.88		V
V <sub>OL</sub>	Low Level Output Voltage (Note 7)	V <sup>+</sup> = 5.5V	I <sub>OUT</sub> = 1mA I <sub>OUT</sub> = 16mA	•		0.02 0.26	0.04 0.54	V
		V <sup>+</sup> = 3.3V	I <sub>OUT</sub> = 1mA I <sub>OUT</sub> = 10mA	•		0.03 0.22	0.05 0.46	V
		V+ = 2.25V	I <sub>OUT</sub> = 1mA I <sub>OUT</sub> = 8mA	•		0.03 0.26	0.07 0.54	V
t <sub>r</sub>	Output Rise Time (Note 8)	V <sup>+</sup> = 5.5V, R <sub>LOAD</sub> = V <sup>+</sup> = 3.3V, R <sub>LOAD</sub> = V <sup>+</sup> = 2.25V, R <sub>LOAD</sub> =	∞			1.1 1.7 2.7		ns ns ns
t <sub>f</sub>	Output Fall Time (Note 8)	V <sup>+</sup> = 5.5V, R <sub>LOAD</sub> = V <sup>+</sup> = 3.3V, R <sub>LOAD</sub> = V <sup>+</sup> = 2.25V, R <sub>LOAD</sub> =	∞			1.0 1.6 2.4		ns ns ns

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC6992C is guaranteed functional over the operating temperature range of -40°C to 85°C.

**Note 3:** The LTC6992C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6992C is designed, characterized and expected to meet specified performance from -40°C to 85°C but it is not tested or QA sampled at these temperatures. The LTC6992I is guaranteed to meet specified performance from -40°C to 85°C. The LTC6992H is guaranteed to meet specified performance from -40°C to 125°C.

**Note 4:** Frequency accuracy is defined as the deviation from the  $f_{OUT}$  equation, assuming  $R_{SET}$  is used to program the frequency.

**Note 5:** See Operation section, Table 1 and Figure 2 for a full explanation of how the DIV pin voltage selects the value of DIVCODE.

**Note 6:** Duty cycle settling time is the amount of time required for the output to settle within  $\pm 1\%$  of the final duty cycle after a  $\pm 10\%$  change in the setting ( $\pm 80$ mV step in V<sub>MOD</sub>).

**Note 7:** To conform to the Logic IC Standard, current out of a pin is arbitrarily given a negative value.


**Note 8:** Output rise and fall times are measured between the 10% and the 90% power supply levels with 5pF output load. These specifications are based on characterization.


**Note 9:** Jitter is the ratio of the peak-to-peak deviation of the period to the mean of the period. This specification is based on characterization and is not 100% tested.




 $V^+=3.3V,\ R_{SET}=200k,\ and\ T_A=25^{\circ}C,\ unless$ 

otherwise noted.







#### Frequency Error vs Temperature




#### Frequency Error vs Temperature




#### Frequency Error vs R<sub>SET</sub>




#### Frequency Drift vs Supply Voltage




#### Typical V<sub>SET</sub> Distribution




#### V<sub>SET</sub> Drift vs I<sub>SET</sub>



#### V<sub>SET</sub> Drift vs Supply



#### **V<sub>SET</sub> vs Temperature**




# TYPICAL PERFORMANCE CHARACTERISTICS $V^+ = 3.3V$ , $R_{SET} = 200k$ , and $T_A = 25^{\circ}C$ , unless

6992 G10


otherwise noted.


N<sub>DIV</sub> = 1 Duty Cycle Error vs R<sub>SET</sub> V<sub>MOD</sub>/V<sub>SET</sub> = 0.2 (12.5%) DIVCODE = 0 3 PARTS 3 2 0 -1-2 -3 -5 400 800 50 100 200 R<sub>SET</sub> (k)


N<sub>DIV</sub> = 1 Duty Cycle Error vs R<sub>SET</sub> V<sub>MOD</sub>/V<sub>SET</sub> = 0.5 (50%) DIVCODE = 0 3 PARTS **ERROR** (%) 0 -2 -3 50 100 200 400 800 R<sub>SET</sub> (k) 6992 G11




N<sub>DIV</sub> > 1 Duty Cycle Error vs R<sub>SET</sub> V<sub>MOD</sub>/V<sub>SET</sub> = 0.2 (12.5%) DIVCODE = 4 3 PARTS 3 2 **ERROR** (%) 0 -1 -2 -3 \_4 -5 50 400 800 100 R<sub>SET</sub> (k) 6992 G13













 $V^+ = 3.3V$ ,  $R_{SET} = 200k$ , and  $T_A = 25^{\circ}C$ , unless

otherwise noted.


N<sub>DIV</sub> = 1 Duty Cycle Error vs Temperature




N<sub>DIV</sub> = 1 Duty Cycle Error vs Temperature




N<sub>DIV</sub> = 1 Duty Cycle Error vs Temperature




N<sub>DIV</sub> > 1 Duty Cycle Error vs Temperature




N<sub>DIV</sub> > 1 Duty Cycle Error vs Temperature




N<sub>DIV</sub> > 1 Duty Cycle Error vs Temperature



N<sub>DIV</sub> = 1 Duty Cycle Clamps vs Temperature





N<sub>DIV</sub> > 1 Duty Cycle Clamps vs Temperature





# TYPICAL PERFORMANCE CHARACTERISTICS $V^+ = 3.3V$ , $R_{SET} = 200k$ , and $T_A = 25^{\circ}C$ , unless


otherwise noted.




























 $V^+$  = 3.3V,  $R_{SET}$  = 200k, and  $T_A$  = 25°C, unless


otherwise noted.










#### **Linearity Near 0% Duty Cycle**









N<sub>DIV</sub> = 1 Duty Cycle Drift vs Supply











 $V^+ = 3.3V$ ,  $R_{SET} = 200k$ , and  $T_A = 25^{\circ}C$ , unless


otherwise noted.

























 $V^+ = 3.3V$ ,  $R_{SET} = 200k$ , and  $T_A = 25$ °C, unless

otherwise noted.







## PIN FUNCTIONS (DCB/S6)


**V**<sup>+</sup> (**Pin 1/Pin 5**): Supply Voltage (2.25V to 5.5V). This supply should be kept free from noise and ripple. It should be bypassed directly to the GND pin with a 0.1μF capacitor.

**DIV** (**Pin 2/Pin 4**): Programmable Divider and Polarity Input. The DIV pin voltage ( $V_{DIV}$ ) is internally converted into a 4-bit result (DIVCODE).  $V_{DIV}$  may be generated by a resistor divider between V<sup>+</sup> and GND. Use 1% resistors to ensure an accurate result. The DIV pin and resistors should be shielded from the OUT pin or any other traces that have fast edges. Limit the capacitance on the DIV pin to less than 100pF so that  $V_{DIV}$  settles quickly. The MSB of DIVCODE (POL) determines if the PWM signal is inverted before driving the output. When POL = 1 the transfer function is inverted (duty cycle decreasing as  $V_{MOD}$  increases).

**SET (Pin 3/Pin 3):** Frequency-Setting Input. The voltage on the SET pin ( $V_{SET}$ ) is regulated to 1V above GND. The amount of current sourced from the SET pin ( $I_{SET}$ ) programs the master oscillator frequency. The  $I_{SET}$  current range is 1.25µA to 20µA. The output oscillation will stop

if  $I_{SET}$  drops below approximately 500nA. A resistor connected between SET and GND is the most accurate way to set the frequency. For best performance, use a precision metal or thin film resistor of 0.5% or better tolerance and 50ppm/°C or better temperature coefficient. For lower accuracy applications an inexpensive 1% thick film resistor may be used.

Limit the capacitance on the SET pin to less than 10pF to minimize jitter and ensure stability. Capacitance less than 100pF maintains the stability of the feedback circuit regulating the  $V_{\text{SET}}$  voltage.




## PIN FUNCTIONS (DCB/S6)

**MOD** (Pin 4/Pin 1): Pulse-Width Modulation Input. The voltage on the MOD pin controls the output duty cycle. The linear control range is between  $0.1 \cdot V_{SET}$  and  $0.9 \cdot V_{SET}$  (approximately 100mV to 900mV). Beyond those limits, the output will either clamp at 5% or 95%, or stop oscillating (0% or 100% duty cycle), depending on the version.

**GND (Pin 5/Pin 2):** Ground. Tie to a low inductance ground plane for best performance.

**OUT (Pin 6/Pin 6):** Oscillator Output. The OUT pin swings from GND to V<sup>+</sup> with an output resistance of approximately  $30\Omega$ . The duty cycle is determined by the voltage on the MOD pin. When driving an LED or other low-impedance load a series output resistor should be used to limit the source/sink current to 20mA.

## **BLOCK DIAGRAM** (S6 Package Pin Numbers Shown)



The LTC6992 is built around a master oscillator with a 1MHz maximum frequency. The oscillator is controlled by the SET pin current ( $I_{SET}$ ) and voltage ( $V_{SET}$ ), with a 1MHz • 50k conversion factor that is accurate to ±0.8% under typical conditions.

$$f_{MASTER} = \frac{1}{t_{MASTER}} = 1 \text{MHz} \cdot 50 \text{k} \cdot \frac{I_{SET}}{V_{SET}}$$

A feedback loop maintains  $V_{SET}$  at 1V ±30mV, leaving  $I_{SET}$  as the primary means of controlling the output frequency. The simplest way to generate  $I_{SET}$  is to connect a resistor ( $R_{SET}$ ) between SET and GND, such that  $I_{SET} = V_{SET}/R_{SET}$ . The master oscillator equation reduces to:

$$f_{MASTER} = \frac{1}{t_{MASTER}} = \frac{1MHz \cdot 50k}{R_{SET}}$$

From this equation, it is clear that  $V_{SET}$  drift will not affect the output frequency when using a single program resistor (R<sub>SET</sub>). Error sources are limited to R<sub>SET</sub> tolerance and the inherent frequency accuracy  $\Delta f_{OLIT}$  of the LTC6992.

 $R_{SET}$  may range from 50k to 800k (equivalent to  $I_{SET}$  between 1.25 $\mu$ A and 20 $\mu$ A).

The LTC6992 includes a programmable frequency divider which can further divide the frequency by 1, 4, 16, 64, 256, 1024, 4096 or 16384 before driving the OUT pin. The divider ratio  $N_{DIV}$  is set by a resistor divider attached to the DIV pin.

$$f_{OUT} = \frac{1}{t_{OUT}} = \frac{1 \text{MHz} \cdot 50 \text{k}}{N_{DIV}} \cdot \frac{I_{SET}}{V_{SET}}$$

With R<sub>SET</sub> in place of V<sub>SET</sub>/I<sub>SET</sub> the equation reduces to:

$$f_{OUT} = \frac{1}{t_{OUT}} = \frac{1 \text{MHz} \cdot 50 \text{k}}{N_{DIV} \cdot R_{SET}}$$

#### DIVCODE

The DIV pin connects to an internal, V<sup>+</sup> referenced 4-bit A/D converter that determines the DIVCODE value. DIVCODE programs two settings on the LTC6992:

- 1. DIVCODE determines the output frequency divider setting,  $N_{\text{DIV}}$ .
- 2. DIVCODE determines the output polarity, via the POL bit.

V<sub>DIV</sub> may be generated by a resistor divider between V<sup>+</sup> and GND as shown in Figure 1.

Table 1 offers recommended 1% resistor values that ac-




Figure 1. Simple Technique for Setting DIVCODE

Table 1. DIVCODE Programming

DIVCODE	POL	N <sub>DIV</sub>	RECOMMENDED fout	R1 (kΩ)	R2 (kΩ)	V <sub>DIV</sub> /V <sup>+</sup>
0	0	1	62.5kHz to 1MHz	Open	Short	≤0.03125 ±0.015
1	0	4	15.63kHz to 250kHz	976	102	0.09375 ±0.015
2	0	16	3.906kHz to 62.5kHz	976	182	0.15625 ±0.015
3	0	64	976.6Hz to 15.63kHz	1000	280	0.21875 ±0.015
4	0	256	244.1Hz to 3.906kHz	1000	392	0.28125 ±0.015
5	0	1024	61.04Hz to 976.6Hz	1000	523	0.34375 ±0.015
6	0	4096	15.26Hz to 244.1Hz	1000	681	0.40625 ±0.015
7	0	16384	3.815Hz to 61.04Hz	1000	887	0.46875 ±0.015
8	1	16384	3.815Hz to 61.04Hz	887	1000	0.53125 ±0.015
9	1	4096	15.26Hz to 244.1Hz	681	1000	0.59375 ±0.015
10	1	1024	61.04Hz to 976.6Hz	523	1000	0.65625 ±0.015
11	1	256	244.1Hz to 3.906kHz	392	1000	0.71875 ±0.015
12	1	64	976.6Hz to 15.63kHz	280	1000	0.78125 ±0.015
13	1	16	3.906kHz to 62.5kHz	182	976	0.84375 ±0.015
14	1	4	15.63kHz to 250kHz	102	976	0.90625 ±0.015
15	1	1	62.5kHz to 1MHz	Short	Open	≥0.96875 ±0.015

curately produce the correct voltage division as well as the corresponding  $N_{DIV}$  and POL values for the recommended resistor pairs. Other values may be used as long as:

- 1. The V<sub>DIV</sub>/V<sup>+</sup> ratio is accurate to ±1.5% (including resistor tolerances and temperature effects).
- 2. The driving impedance (R1||R2) does not exceed  $500k\Omega.$

If the voltage is generated by other means (i.e. the output of a DAC) it must track the V $^+$  supply voltage. The last column in Table 1 shows the ideal ratio of  $V_{DIV}$  to the

supply voltage, which can also be calculated as:

$$\frac{V_{DIV}}{V^{+}} = \frac{DIVCODE + 0.5}{16} \pm 1.5\%$$

For example, if the supply is 3.3V and the desired DIVCODE is 4,  $V_{DIV} = 0.281 \cdot 3.3V = 928mV \pm 50mV$ .

Figure 2 illustrates the information in Table 1, showing that  $N_{\text{DIV}}$  is symmetric around the DIVCODE midpoint.




Figure 2. Frequency Range and POL Bit vs DIVCODE

#### Pulse Width (Duty Cycle) Modulation

The MOD pin is a high impedance analog input providing direct control of the output duty cycle. The duty cycle is proportional to the voltage applied to the MOD pin,  $V_{\text{MOD}}$ .

Duty Cycle = D = 
$$\frac{V_{MOD}}{0.8 \cdot V_{SET}} - \frac{1}{8}$$

The PWM duty cycle accuracy  $\Delta D$  specifies that the above equation is valid to within  $\pm 4.5\%$  for  $V_{MOD}$  between  $0.2 \cdot V_{SFT}$  and  $0.8 \cdot V_{SFT}$  (12.5% to 87.5% duty cycle).

Since  $V_{SET} = 1V \pm 30$ mV, the duty cycle equation may be approximated by the following equation.

Duty Cycle = D 
$$\approx \frac{V_{MOD} - 100 \text{mV}}{800 \text{mV}}$$

The  $V_{MOD}$  control range is approximately 0.1V to 0.9V. Driving  $V_{MOD}$  beyond that range (towards GND or V<sup>+</sup>) will have no further affect on the duty cycle.

## **Duty Cycle Limits**

The only difference between the four versions of the LTC6992 is the limits, or clamps, placed on the output duty cycle. The LTC6992-1 generates output duty cycles ranging from 0% to 100%. At 0% or 100% the output will stop oscillating and rest at GND or V+, respectively.

The LTC6992-2 will never stop oscillating, regardless of the  $V_{MOD}$  level. Internal clamping circuits limit its duty cycle to a 5% to 95% range (1% to 99% guaranteed). Therefore, its  $V_{MOD}$  control range is 0.14 •  $V_{SET}$  to 0.86 •  $V_{SET}$  (approximately 0.14V to 0.86V).

The LTC6992-3 and LTC6992-4 complete the family by providing one-sided clamping. The LTC6992-3 allows 0% to 95% duty cycle, and the LTC6992-4 allows 5% to 100% duty cycle.

#### **Output Polarity (POL Bit)**

The duty cycle equation describes a proportional transfer function, where duty cycle increases as  $V_{MOD}$  increases. The LTC6992 includes a POL bit (determined by the DIVCODE as described earlier) that inverts the output signal. This makes the duty cycle gain negative, reducing duty cycle as  $V_{MOD}$  increases.





Figure 3. POL Bit Functionality


POL = 1 forces a simple logic inversion, so it changes the duty cycle range of the LTC6992-3 (making it 100% to 5%) and LTC6992-4 (making it 95% to 0%). These transfer functions are detailed in Figure 4.

Table 2. Duty Cycle Ranges

	DUTY CYCLE RANGE vs $V_{MOD} = 0V \rightarrow 1V$				
PART NUMBER	P0L = 0	P0L = 1			
LTC6992-1	0% to 100%	100% to 0%			
LTC6992-2	5% to 95%	95% to 5%			
LTC6992-3	0% to 95%	100% to 5%			
LTC6992-4	5% to 100%	95% to 0%			



LTC6992-1



100 90  $V_{MOD}/V_{SET} = 0.14$ 80 70 POL = 1 POL = 0 DUTY CYCLE (%) 60 50 40 30 20 10  $I_{MOD}/V_{SET} = 0.86$ 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 V<sub>MOD</sub>/V<sub>SET</sub> (V/V) 6992 F04b

LTC6992-2




Figure 4. PWM Transfer Functions for All LTC6992 Family Parts

LINEAR TECHNOLOGY

#### Changing DIVCODE After Start-Up

Following start-up, the A/D converter will continue monitoring  $V_{DIV}$  for changes. Changes to DIVCODE will be recognized slowly, as the LTC6992 places a priority on eliminating any "wandering" in the DIVCODE. The typical delay depends on the difference between the old and new DIVCODE settings and is proportional to the master oscillator period.

A change in DIVCODE will not be recognized until it is stable, and will not pass through intermediate codes. A digital filter is used to guarantee the DIVCODE has settled to a new value before making changes to the output. Then the output will make a clean (glitchless) transition to the new divider setting.




Figure 5. DIVCODE Change from 3 to 1

#### Start-Up Time

When power is first applied, the power-on reset (POR) circuit will initiate the start-up time,  $t_{START}$ . The OUT pin is held low during this time. The typical value for  $t_{START}$  ranges from 0.5ms to 8ms depending on the master oscillator frequency (independent of  $N_{DIV}$ ):

$$t_{START(TYP)} = 500 \cdot t_{MASTER}$$

The output will begin oscillating after  $t_{START}$ . If POL = 0 the first pulse has the correct width. If POL = 1 (DIVCODE  $\geq$  8), the first pulse width can be shorter or longer than expected, depending on the duty cycle setting, and will never be less than 25% of  $t_{OUT}$ .

During start-up, the DIV pin A/D converter must determine the correct DIVCODE before the output is enabled. The start-up time may increase if the supply or DIV pin voltages are not stable. For this reason, it is recommended to minimize the capacitance on the DIV pin so it will properly track V<sup>+</sup>. Less than 100pF will not affect performance.




Figure 6. Start-Up Timing Diagram

#### **Basic Operation**

The simplest and most accurate method to program the LTC6992 is to use a single resistor,  $R_{SET}$ , between the SET and GND pins. The design procedure is a four step process. After choosing the proper LTC6992 version and POL bit setting, select the  $N_{DIV}$  value and then calculate the value for the  $R_{SET}$  resistor.

#### Step 1: Selecting the POL Bit Setting

Most applications will use POL = 0, resulting in a positive transfer function. However, some applications may require a negative transfer function, where increasing  $V_{MOD}$  reduces the output duty cycle. For example, if the LTC6992 is used in a feedback loop, POL = 1 may be required to achieve negative feedback.

#### Step 2: Selecting the LTC6992 Version

The difference between the LTC6992 versions is observed at the endpoints of the duty cycle control range. Applications that require the output to never stop oscillating should use the LTC6992-2. On the other hand, if the output should be allowed to rest at GND or  $V^+$  (0% or 100% duty cycle), select the LTC6992-1.

The LTC6992-3 and LTC6992-4 clamp the duty cycle at only one end of the control range, allowing the output to stop oscillating at the other extreme. If POL = 1 the clamp will swap from low duty cycle to high, or vice-versa. Refer to Table 2 and Figure 4 for assistance in selecting the proper version.

#### Step 3: Selecting the N<sub>DIV</sub> Frequency Divider Value

As explained earlier, the voltage on the DIV pin sets the DIVCODE which determines both the POL bit and the  $N_{\text{DIV}}$  value. For a given output frequency,  $N_{\text{DIV}}$  should be selected to be within the following range.

$$\frac{62.5\text{kHz}}{f_{\text{OUT}}} \le N_{\text{DIV}} \le \frac{1\text{MHz}}{f_{\text{OUT}}}$$
 (1a)

To minimize supply current, choose the lowest  $N_{DIV}$  value (generally recommended). For faster start-up or decreased jitter, choose a higher  $N_{DIV}$  setting. Alternatively, use Table 1 as a guide to select the best  $N_{DIV}$  value for the given application.

With POL already chosen, this completes the selection of DIVCODE. Use Table 1 to select the proper resistor divider or  $V_{DIV}/V^+$  ratio to apply to the DIV pin.

## Step 4: Calculate and Select R<sub>SET</sub>

The final step is to calculate the correct value for  $R_{\text{SET}}$  using the following equation.

$$R_{SET} = \frac{1MHz \cdot 50k}{N_{DIV} \cdot f_{OUT}}$$
 (1b)

Select the standard resistor value closest to the calculated value.

*Example*: Design a PWM circuit that satisfies the following requirements:

- $f_{OUT} = 20kHz$
- Positive V<sub>MOD</sub> to duty cycle response
- Output can reach 100% duty cycle, but not 0%
- Minimum power consumption

#### Step 1: Selecting the POL Bit Setting

For positive transfer function (duty cycle increases with  $V_{MOD}$ ), choose POL = 0.

## Step 2: Selecting the LTC6992 Version

To limit the minimum duty cycle, but allow the maximum duty cycle to reach 100%, choose LTC6992-4. (Note that if POL = 1 the LTC6992-3 would be the correct choice.)

## Step 3: Selecting the N<sub>DIV</sub> Frequency Divider Value

Choose an  $N_{\text{DIV}}$  value that meets the requirements of Equation (1a).

$$3.125 \leq N_{DIV} \leq 50$$

Potential settings for  $N_{DIV}$  include 4 and 16.  $N_{DIV} = 4$  is the best choice, as it minimizes supply current by using a large  $R_{SET}$  resistor. POL = 0 and  $N_{DIV} = 4$  requires DIVCODE = 1. Using Table 1, choose the R1 and R2 values to program DIVCODE = 1.



#### Step 4: Select R<sub>SET</sub>

Calculate the correct value for R<sub>SFT</sub> using Equation (1b).

$$R_{SET} = \frac{1MHz \cdot 50k}{4 \cdot 20kHz} = 625k$$

Since 625k is not available as a standard 1% resistor, substitute 619k if a 0.97% frequency shift is acceptable. Otherwise, select a parallel or series pair of resistors such as 309k and 316k to attain a more precise resistance.

The completed design is shown in Figure 7.




Figure 7. 20kHz PWM Oscillator

## Duty Cycle Sensitivity to ΔV<sub>SET</sub>

The output duty cycle is proportional to the ratio of  $V_{MOD}/V_{SET}$ . Since  $V_{SET}$  can vary up to  $\pm 30 \text{mV}$  from 1V it can effectively gain or attenuate  $V_{MOD}$ , as shown below when  $\Delta V_{SET}$  is added to the equation.

$$D = \frac{V_{MOD}}{0.8 \cdot (V_{SET} + \Delta V_{SET})} - \frac{1}{8}$$

For many designs, the absolute  $V_{MOD}$  to duty cycle accuracy is not critical. For others, making the simplifying assumption of  $\Delta V_{SET} = 0V$  creates the potential for additional duty cycle error, which increases with  $V_{MOD}$ , reaching a maximum of 3.4% if  $\Delta V_{SET} = -30$ mV.

$$\Delta D \cong -\frac{V_{MOD}}{800mV} \bullet \frac{\Delta V_{SET}}{V_{SET}} \cong -\left(D_{ideal} + \frac{1}{8}\right) \bullet \frac{\Delta V_{SET}}{V_{SET}}$$

Figure 8 demonstrates the worst-case impact of this variation (if  $V_{SFT}$  is at its 0.97V or 1.03V limits).

This error is in addition to the inherent PWM duty cycle accuracy spec  $\Delta D$  ( $\pm 4.5\%$ ), so care should be taken if accuracy at high duty cycles ( $V_{MOD}$  near 0.9V) is critical.

Sensitivity to  $\Delta V_{SET}$  can be eliminated by making  $V_{MOD}$  proportional to  $V_{SET}$ . For example, Figure 9 shows a simple circuit for generating an arbitrary duty cycle. The equation for duty cycle does not depend on  $V_{SET}$  at all.




Figure 8. Duty Cycle Variation Due to  $\Delta V_{SET}$ 




Figure 9. Fixed-Frequency, Arbitrary Duty Cycle Oscillator

## I<sub>SET</sub> Extremes (Master Oscillator Frequency Extremes)

When operating with  $I_{SET}$  outside of the recommended 1.25 $\mu$ A to 20 $\mu$ A range, the master oscillator operates outside of the 62.5kHz to 1MHz range in which it is most accurate.

The oscillator will still function with reduced accuracy for  $I_{SET}$ <1.25µA. At approximately 500nA, the oscillator output will be frozen in its current state. The output could halt in a high or low state. This avoids introducing short pulses while frequency modulating a very low frequency output.

At the other extreme, it is not recommended to operate the master oscillator beyond 2MHz because the accuracy of the DIV pin ADC will suffer.

#### **Pulse Width Modulation Bandwidth and Settling Time**

The LTC6992 has a wide PWM bandwith, making it suitable for a variety of feedback applications. Figure 10 shows that the frequency response is flat for modulation frequencies up to nearly 1/10 of the output frequency. Beyond that point, some peaking may occur (depending on  $N_{DIV}$  and average duty cycle setting).

Duty cycle settling time depends on the master oscillator frequency. Following a  $\pm 80 \text{mV}$  step change in  $V_{\text{MOD}}$ , the duty cycle takes approximately eight master clock cycles (8 •  $t_{\text{MASTER}}$ ) to settle to within 1% of the final value. Examples are shown in Figures 11a and 11b.




Figure 10. PWM Frequency Response




Figure 11a. PWM Settling Time, 25% Duty Cycle




Figure 11b. PWM Settling Time, 50% Duty Cycle

TI INFAD

## **Power Supply Current**

The power supply current varies with frequency, supply voltage and output loading. It can be estimated under any condition using the following equation:

If 
$$N_{DIV} = 1$$
 (DIVCODE = 0 or 15): 
$$I_{S(TYP)} \approx V^{+} \bullet f_{OUT} \bullet (39pF + C_{LOAD})$$

$$\cdots + \frac{V^{+}}{320k\Omega} + \frac{V^{+} \bullet Duty \ Cycle}{R_{LOAD}} + 2.2 \bullet I_{SET} + 85\mu A$$
If  $N_{DIV} > 1$  (DIVCODE = 1 or 14): 
$$I_{S(TYP)} \approx V^{+} \bullet N_{DIV} \bullet f_{OUT} \bullet 27pF$$

$$\cdots + V^{+} \bullet f_{OUT} \bullet (28pF + C_{LOAD})$$

$$\cdots + \frac{V^{+}}{320k\Omega} + \frac{V^{+} \bullet Duty \ Cycle}{R_{LOAD}} + 2.6 \bullet I_{SET} + 90\mu A$$

#### SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES

The LTC6992 is a 2.4% accurate silicon oscillator when used in the appropriate manner. The part is simple to use and by following a few rules, the expected performance is easily achieved. Adequate supply bypassing and proper PCB layout are important to ensure this.

Figure 14 shows example PCB layouts for both the TSOT-23 and DFN packages using 0603 sized passive components. The layouts assume a two layer board with a ground plane layer beneath and around the LTC6992. These layouts are a guide and need not be followed exactly.

- 1. Connect the bypass capacitor, C1, directly to the V<sup>+</sup> and GND pins using a low inductance path. The connection from C1 to the V<sup>+</sup> pin is easily done directly on the top layer. For the DFN package, C1's connection to GND is also simply done on the top layer. For the TSOT-23, OUT can be routed through the C1 pads to allow a good C1 GND connection. If the PCB design rules do not allow that, C1's GND connection can be accomplished through multiple vias to the ground plane. Multiple vias for both the GND pin connection to the ground plane and the C1 connection to the ground plane are recommended to minimize the inductance. Capacitor C1 should be a 0.1µF ceramic capacitor.
- 2. Place all passive components on the top side of the board. This minimizes trace inductance.
- 3. Place R<sub>SET</sub> as close as possible to the SET pin and make a direct, short connection. The SET pin is a current summing node and currents injected into this pin directly modulate the operating frequency. Having a short connection minimizes the exposure to signal pickup.
- 4. Connect R<sub>SET</sub> directly to the GND pin. Using a long path or vias to the ground plane will not have a significant affect on accuracy, but a direct, short connection is recommended and easy to apply.
- 5. Use a ground trace to shield the SET pin. This provides another layer of protection from radiated signals.
- 6. Place R1 and R2 close to the DIV pin. A direct, short connection to the DIV pin minimizes the external signal coupling.







Figure 14. Supply Bypassing and PCB Layout

## TYPICAL APPLICATIONS

#### **Constant On-Time Modulator**




. IF 
$$\frac{R_{M2}}{R_{M1} + R_{M2}} = 0.9$$
 THEN  $t_{ON} = N_{DIV} \cdot 1.125 \mu s \cdot \frac{R_{SET}}{50k}$ 


AS  $V_{IN}$  increases,  $t_{OUT}$  increases and duty cycle decreases (because pol = 1) to maintain a constant  $t_{ON}$  for constant off-time, just change divcode so pol = 0.

LINEAR TECHNOLOGY


Digitally Controlled Duty Cycle with Internal V<sub>REF</sub> Reference Variation Eliminated



#### Programming N<sub>DIV</sub> Using an 8-Bit DAC



#### **Changing Between Two Frequencies**




NOTES WHILE THIS CIRCUIT IS SIMPLER THAN THE CIRCUIT TO THE RIGHT, ITS FREQUENCY ACCURACY IS WORSE DUE TO THE EFFECT OF  $\mathsf{V}^{\mathsf{+}}$  SUPPLY VARIATION FROM SYSTEM TO SYSTEM AND OVER TEMPERATURE.


#### NOTES

- 1. WHEN THE NMOSFET IS OFF, THE FREQUENCY IS SET BY  $R_{SET} = R_{SET1}$ .
- 2. WHEN THE NMOSFET IS ON, THE FREQUENCY IS SET BY RSET = RSET1 || RSET2: 3. V\* SUPPLY VARIATION IS NOT A FACTOR AS THE SWITCHING RESISTOR IS
- EITHER FLOATING OR CONNECTED TO GROUND.


#### Simple Diode Temperature Sensor




Motor Speed/Direction Control for Full H-Bridge (Locked Anti-Phase Drive)




#### Motor Speed/Direction Control for Full H-Bridge (Sign/Magnitude Drive)




#### Ratiometric Sensor to Pulse Width, Non-Inverting Response




#### Ratiometric Sensor to Pulse Width, Inverting Response




#### **Radio Control Servo Pulse Generator**




## Direct Voltage Controlled PWM Dimming (0 to 15000 Cd/m<sup>2</sup> Intensity)



#### Wide Range LED Dimming (0 to 85000 Cd/m<sup>2</sup> Brightness)



#### Isolated PWM (5% to 95%) Controller







## PACKAGE DESCRIPTION

#### DCB Package 6-Lead Plastic DFN (2mm × 3mm)

(Reference LTC DWG # 05-08-1715 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



#### NOTE


- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (TBD)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



## PACKAGE DESCRIPTION

#### S6 Package 6-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1636 Rev B)




- NOTE.

  1. DIMENSIONS ARE IN MILLIMETERS
  2. DRAWING NOT TO SCALE
  3. DIMENSIONS ARE INCLUSIVE OF PLATING
- 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
- 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. JEDEC PACKAGE REFERENCE IS MO-193

## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	01/11	Revised $\theta_{JA}$ value for TSOT package in the Pin Configuration.	2
		ded Note 7 for $V_{OH}$ and $V_{OL}$ in the Electrical Characteristics table.	
		Minor edit to the Block Diagram.	12
		Minor edit to the equation in the "Duty Cycle Sensitivity to $\Delta V_{SET}$ " section.	
		Revised Typical Applications drawings.	25

#### **PWM Controller for LED Driver**



## **RELATED PARTS**

M1: ZETEX ZXMP6A13FTA

PART NUMBER	DESCRIPTION	COMMENTS
LTC1799	1MHz to 33MHz ThinSOT Silicon Oscillator	Wide Frequency Range
LTC6900	1MHz to 20MHz ThinSOT Silicon Oscillator	Low Power, Wide Frequency Range
LTC6906/LTC6907	10kHz to 1MHz or 40kHz ThinSOT Silicon Oscillator	Micropower, I <sub>SUPPLY</sub> = 35μA at 400kHz
LTC6930	Fixed Frequency Oscillator, 32.768kHz to 8.192MHz	0.09% Accuracy, 110μs Start-Up Time, 105μA at 32kHz
LTC6990	TimerBlox, Voltage Controlled Oscillator	Frequency from 488Hz to 1MHz, No Caps, 2.2% Accurate
LTC6991	TimerBlox, Very Low Frequency Clock with Reset	Cycle Time from 2ms to 9.5 Hours, No Caps, 2.2% Accurate
LTC6993	TimerBlox, Monostable Pulse Generator	Resistor Set Pulse Width from 1µs to 34sec, No Caps, 3% Accurate
LTC6994	TimerBlox, Delay Block/Debouncer	Resistor Set Delay from 1µs to 34sec, No Caps Required, 3% Accurate