

## Features

- Very high speed: 45 ns
  - Wide voltage range: 2.20 V–3.60 V
- Pin compatible with CY62158DV30
- Ultra low standby power
  - Typical standby current: 2  $\mu$ A
  - Maximum standby current: 8  $\mu$ A
- Ultra low active power
  - Typical active current: 1.8 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball VFBGA and 44-pin TSOP II packages


## Functional Description

The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW). The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable ( $\overline{WE}$ ) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).



To read from the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and  $\overline{OE}$  LOW while forcing the  $\overline{WE}$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See [Truth Table on page 10](#) for a complete description of read and write modes.

## Logic Block Diagram



**Contents**

|  |          |  |           |
|--|----------|--|-----------|
| <b>Pin Configurations</b> .....                        | <b>3</b> | Write Cycle No. 2 (CE1 or CE2 Controlled) .....      | 9         |
| <b>Product Portfolio</b> .....                         | <b>3</b> | Write Cycle No. 3 (WE Controlled, OE LOW) .....      | 10        |
| <b>Maximum Ratings</b> .....                           | <b>4</b> | <b>Truth Table</b> .....                             | <b>10</b> |
| <b>Operating Range</b> .....                           | <b>4</b> | <b>Ordering Information</b> .....                    | <b>11</b> |
| <b>Electrical Characteristics</b> .....                | <b>4</b> | Ordering Code Definitions .....                      | 11        |
| <b>Capacitance</b> .....                               | <b>5</b> | <b>Package Diagrams</b> .....                        | <b>12</b> |
| <b>Thermal Resistance</b> .....                        | <b>5</b> | <b>Acronyms</b> .....                                | <b>14</b> |
| <b>AC Test Loads and Waveforms</b> .....               | <b>5</b> | <b>Document Conventions</b> .....                    | <b>14</b> |
| <b>Data Retention Characteristics</b> .....            | <b>6</b> | Units of Measure .....                               | 14        |
| <b>Data Retention Waveform</b> .....                   | <b>6</b> | <b>Document History Page</b> .....                   | <b>15</b> |
| <b>Switching Characteristics</b> .....                 | <b>7</b> | <b>Sales, Solutions, and Legal Information</b> ..... | <b>16</b> |
| <b>Switching Waveforms</b> .....                       | <b>8</b> | Worldwide Sales and Design Support .....             | 16        |
| Read Cycle No. 1 (Address Transition Controlled) ..... | 8        | Products .....                                       | 16        |
| Read Cycle No. 2 (OE Controlled) .....                 | 8        | PSoC Solutions .....                                 | 16        |
| Write Cycle No. 1 (WE Controlled) .....                | 9        |  |           |

**Pin Configurations <sup>[1]</sup>**

**Product Portfolio**

| Product       | V <sub>CC</sub> Range (V) |                    |                      | Speed (ns) | Power Dissipation              |     |                    |     |                                |     |
|---------------|---------------------------|--------------------|----------------------|------------|--------------------------------|-----|--------------------|-----|--------------------------------|-----|
|               |                           |                    |                      |            | Operating I <sub>CC</sub> (mA) |     |                    |     | Standby, I <sub>SB2</sub> (μA) |     |
|               | f = 1 MHz                 |                    | f = f <sub>max</sub> |            |                                |     |                    |     |                                |     |
|               | Min                       | Typ <sup>[2]</sup> | Max                  |            | Typ <sup>[2]</sup>             | Max | Typ <sup>[2]</sup> | Max | Typ <sup>[2]</sup>             | Max |
| CY62158EV30LL | 2.2                       | 3.0                | 3.6                  | 45         | 1.8                            | 3   | 18                 | 25  | 2                              | 8   |

**Notes**

1. NC pins are not connected on the die.
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

|   |                                 |
|---|---------------------------------|
| Storage Temperature .....   | -65 °C to +150 °C               |
| Ambient Temperature with Power Applied .....                          | -55 °C to +125 °C               |
| Supply Voltage to Ground Potential .....                              | -0.3 V to $V_{CC(max)} + 0.3$ V |
| DC Voltage Applied to Outputs in High Z State <sup>[3, 4]</sup> ..... | -0.3 V to $V_{CC(max)} + 0.3$ V |

|  |                                     |
|--|-------------------------------------|
| DC Input Voltage <sup>[3, 4]</sup> ..... | -0.3 V to $V_{CC(max)} + 0.3$ V     |
| Output Current into Outputs (LOW) .....  | 20 mA                               |
| Static Discharge Voltage .....           | > 2001 V (MIL-STD-883, Method 3015) |
| Latch up Current .....                   | > 200 mA                            |

## Operating Range

| Product       | Range      | Ambient Temperature (T <sub>A</sub> ) | V <sub>CC</sub> <sup>[5]</sup> |
|---------------|------------|---------------------------------------|--------------------------------|
| CY62158EV30LL | Industrial | -40 °C to +85 °C                      | 2.2 V–3.6 V                    |

## Electrical Characteristics

Over the Operating Range

| Parameter                       | Description                                   | Test Conditions   | 45 ns |                    |                         | Unit |
|---------------------------------|---|---|-------|--------------------|-------------------------|------|
|                                 |   |   | Min   | Typ <sup>[6]</sup> | Max                     |      |
| V <sub>OH</sub>                 | Output HIGH Voltage                           | I <sub>OH</sub> = -0.1 mA   | 2.0   | –                  | –                       | V    |
|                                 |   | I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> ≥ 2.70 V   | 2.4   | –                  | –                       | V    |
| V <sub>OL</sub>                 | Output LOW Voltage                            | I <sub>OL</sub> = 0.1 mA  | –     | –                  | 0.4                     | V    |
|                                 |   | I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> ≥ 2.70 V  | –     | –                  | 0.4                     | V    |
| V <sub>IH</sub>                 | Input HIGH Voltage                            | V <sub>CC</sub> = 2.2 V to 2.7 V  | 1.8   | –                  | V <sub>CC</sub> + 0.3 V | V    |
|                                 |   | V <sub>CC</sub> = 2.7 V to 3.6 V  | 2.2   | –                  | V <sub>CC</sub> + 0.3 V | V    |
| V <sub>IIL</sub>                | Input LOW Voltage                             | V <sub>CC</sub> = 2.2 V to 2.7 V  | -0.3  | –                  | 0.6                     | V    |
|                                 |   | V <sub>CC</sub> = 2.7 V to 3.6 V  | -0.3  | –                  | 0.8                     | V    |
| I <sub>IX</sub>                 | Input Leakage Current                         | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>  | -1    | –                  | +1                      | μA   |
| I <sub>OZ</sub>                 | Output Leakage Current                        | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled  | -1    | –                  | +1                      | μA   |
| I <sub>CC</sub>                 | V <sub>CC</sub> Operating Supply Current      | f = f <sub>max</sub> = 1/t <sub>RC</sub>  | –     | 18                 | 25                      | mA   |
|                                 |   | f = 1 MHz   | –     | 1.8                | 3                       | mA   |
| I <sub>SB1</sub>                | Automatic CE Power down Current — CMOS Inputs | $\overline{CE}_1 \geq V_{CC} - 0.2$ V, CE <sub>2</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≤ 0.2 V, f = f <sub>max</sub> (Address and Data Only), f = 0 (OE and WE), V <sub>CC</sub> = 3.60 V | –     | 2                  | 8                       | μA   |
| I <sub>SB2</sub> <sup>[7]</sup> | Automatic CE Power down Current — CMOS Inputs | $\overline{CE}_1 \geq V_{CC} - 0.2$ V or CE <sub>2</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0, V <sub>CC</sub> = 3.60 V   | –     | 2                  | 8                       | μA   |

### Notes

- V<sub>IIL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
- V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse duration less than 20 ns.
- Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- Chip enables ( $\overline{CE}_1$  and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance

| Parameter <sup>[8]</sup> | Description        | Test Conditions   | Max | Unit |
|--------------------------|--------------------|---|-----|------|
| C <sub>IN</sub>          | Input Capacitance  | T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub> | 10  | pF   |
| C <sub>OUT</sub>         | Output Capacitance |   | 10  | pF   |


## Thermal Resistance

| Parameter <sup>[8]</sup> | Description                              | Test Conditions  | 48-ball BGA | 44-pin TSOP II | Unit |
|--------------------------|--|--|-------------|----------------|------|
| Θ <sub>JA</sub>          | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | 72          | 76.88          | °C/W |
| Θ <sub>JC</sub>          | Thermal Resistance (Junction to Case)    |  | 8.86        | 13.52          | °C/W |

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



| Parameters      | 2.5 V | 3.0 V | Unit |
|-----------------|-------|-------|------|
| R1              | 16667 | 1103  | Ω    |
| R2              | 15385 | 1554  | Ω    |
| R <sub>TH</sub> | 8000  | 645   | Ω    |
| V <sub>TH</sub> | 1.20  | 1.75  | V    |

### Note


8. Tested initially and after any design or process changes that may affect these parameters.

## Data Retention Characteristics

Over the Operating Range

| Parameter                  | Description                          | Conditions   | Min | Typ <sup>[9]</sup> | Max | Unit          |
|----------------------------|--------------------------------------|--|-----|--------------------|-----|---------------|
| $V_{DR}$                   | $V_{CC}$ for Data Retention          |  | 1.5 | –                  | –   | V             |
| $I_{CCDR}$ <sup>[10]</sup> | Data Retention Current               | $V_{CC} = 1.5\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$<br>or $CE_2 \leq 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$<br>or $V_{IN} \leq 0.2\text{ V}$ | –   | 2                  | 5   | $\mu\text{A}$ |
| $t_{CDR}$ <sup>[11]</sup>  | Chip Deselect to Data Retention Time |  | 0   | –                  | –   | ns            |
| $t_R$ <sup>[12]</sup>      | Operation Recovery Time              |  | 45  | –                  | –   | ns            |

## Data Retention Waveform



### Notes

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(\text{typ})}$ ,  $T_A = 25\text{ }^\circ\text{C}$ .
10. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) must be at CMOS level to meet the  $I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.
11. Tested initially and after any design or process changes that may affect these parameters.
12. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(\text{min})} \geq 100\text{ }\mu\text{s}$  or stable at  $V_{CC(\text{min})} \geq 100\text{ }\mu\text{s}$ .

## Switching Characteristics

Over the Operating Range


| Parameter <sup>[13]</sup>         | Description  | 45 ns |     | Unit |
|-----------------------------------|--|-------|-----|------|
|                                   |  | Min   | Max |      |
| <b>Read Cycle</b>                 |  |       |     |      |
| $t_{RC}$                          | Read Cycle Time  | 45    | –   | ns   |
| $t_{AA}$                          | Address to Data Valid  | –     | 45  | ns   |
| $t_{OHA}$                         | Data Hold from Address Change                                      | 10    | –   | ns   |
| $t_{ACE}$                         | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Data Valid                | –     | 45  | ns   |
| $t_{DOE}$                         | $\overline{OE}$ LOW to Data Valid                                  | –     | 22  | ns   |
| $t_{LZOE}$                        | $\overline{OE}$ LOW to Low Z <sup>[14]</sup>                       | 5     | –   | ns   |
| $t_{HZOE}$                        | $\overline{OE}$ HIGH to High Z <sup>[14, 15]</sup>                 | –     | 18  | ns   |
| $t_{LZCE}$                        | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Low Z <sup>[14]</sup>     | 10    | –   | ns   |
| $t_{HZCE}$                        | $\overline{CE}_1$ HIGH or $CE_2$ LOW to High Z <sup>[14, 15]</sup> | –     | 18  | ns   |
| $t_{PU}$                          | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Power Up                  | 0     | –   | ns   |
| $t_{PD}$                          | $\overline{CE}_1$ HIGH or $CE_2$ LOW to Power Down                 | –     | 45  | ns   |
| <b>Write Cycle<sup>[16]</sup></b> |  |       |     |      |
| $t_{WC}$                          | Write Cycle Time   | 45    | –   | ns   |
| $t_{SCE}$                         | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Write End                 | 35    | –   | ns   |
| $t_{AW}$                          | Address Setup to Write End   | 35    | –   | ns   |
| $t_{HA}$                          | Address Hold from Write End  | 0     | –   | ns   |
| $t_{SA}$                          | Address Setup to Write Start                                       | 0     | –   | ns   |
| $t_{PWE}$                         | $\overline{WE}$ Pulse Width  | 35    | –   | ns   |
| $t_{SD}$                          | Data Setup to Write End  | 25    | –   | ns   |
| $t_{HD}$                          | Data Hold from Write End   | 0     | –   | ns   |
| $t_{HZWE}$                        | $\overline{WE}$ LOW to High Z <sup>[14, 15]</sup>                  | –     | 18  | ns   |
| $t_{LZWE}$                        | $\overline{WE}$ HIGH to Low Z <sup>[14]</sup>                      | 10    | –   | ns   |

### Notes


13. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in *AC Test Loads and Waveforms* on page 5.
14. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
15.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

### Switching Waveforms

#### Read Cycle No. 1 (Address Transition Controlled)<sup>[17, 18]</sup>



#### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[18, 19]</sup>




**Notes**

- 17. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 18.  $\overline{WE}$  is HIGH for read cycle.
- 19. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.




**Switching Waveforms** (continued)

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**<sup>[20, 21, 22]</sup>



**Write Cycle No. 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled)**<sup>[20, 21, 22]</sup>




**Notes**

- 20. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 21. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 22. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.
- 23. During this period, the I/Os are in output state. Do not apply input signals.

**Switching Waveforms** (continued)

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[24]</sup>**



**Truth Table**

| $\overline{CE}_1$ | $CE_2$            | $\overline{WE}$ | $\overline{OE}$ | Inputs/Outputs | Mode                       | Power                |
|-------------------|-------------------|-----------------|-----------------|----------------|----------------------------|----------------------|
| H                 | X <sup>[26]</sup> | X               | X               | High Z         | Deselect/Power down        | Standby ( $I_{SB}$ ) |
| X <sup>[26]</sup> | L                 | X               | X               | High Z         | Deselect/Power down        | Standby ( $I_{SB}$ ) |
| L                 | H                 | H               | L               | Data Out       | Read                       | Active ( $I_{CC}$ )  |
| L                 | H                 | L               | X               | Data In        | Write                      | Active ( $I_{CC}$ )  |
| L                 | H                 | H               | H               | High Z         | Selected, Outputs Disabled | Active ( $I_{CC}$ )  |

**Notes**

24. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.

25. During this period, the I/Os are in output state. Do not apply input signals.


26. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

### Ordering Information

| Speed (ns) | Ordering Code        | Package Diagram | Package Type  | Operating Range |
|------------|----------------------|-----------------|---|-----------------|
| 45         | CY62158EV30LL-45BVXI | 51-85150        | 48-ball Very Fine-Pitch Ball Grid Array (Pb-free)   | Industrial      |
|            | CY62158EV30LL-45ZSXI | 51-85087        | 44-pin Thin Small Outline Package Type II (Pb-free) |                 |


Contact your local Cypress sales representative for availability of these parts.

### Ordering Code Definitions



Package Diagrams


Figure 1. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150



51-85150 \*F

Package Diagrams (continued)

Figure 2. 44-pin TSOP Z44-II, 51-85087



51-85087 \*C

## Acronyms

| Acronym         | Description                             |
|-----------------|---|
| $\overline{CE}$ | chip enable                             |
| CMOS            | complementary metal oxide semiconductor |
| I/O             | input/output                            |
| $\overline{OE}$ | output enable                           |
| RAM             | random access memory                    |
| SRAM            | static random access memory             |
| TTL             | transistor-transistor logic             |
| TSOP            | thin small outline package              |
| VFBGA           | very fine-pitch ball grid array         |
| $\overline{WE}$ | write enable                            |

## Document Conventions

### Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celcius  |
| MHz    | Mega Hertz      |
| μA     | micro Amperes   |
| μs     | micro seconds   |
| mA     | milli Amperes   |
| mm     | milli meter     |
| ns     | nano seconds    |
| Ω      | ohms            |
| %      | percent         |
| pF     | pico Farad      |
| V      | Volts           |
| W      | Watts           |

**Document History Page**

| Document Title: CY62158EV30 MoBL <sup>®</sup> , 8-Mbit (1024 K × 8) Static RAM |         |            |                 |  |
|--|---------|------------|-----------------|--|
| Document Number: 38-05578  |         |            |                 |  |
| Rev.   | ECN No. | Issue Date | Orig. of Change | Description of Change  |
| **   | 270329  | See ECN    | PCI             | New Data Sheet   |
| *A   | 291271  | See ECN    | SYT             | Converted from Advance Information to Preliminary<br>Changed I <sub>CCDR</sub> from 4 to 4.5 μA  |
| *B   | 444306  | See ECN    | NXR             | Converted from Preliminary to Final.<br>Removed 35 ns speed bin<br>Removed "L" bin.<br>Removed 44 pin TSOP II package<br>Included 48 pin TSOP I package<br>Changed the I <sub>CC</sub> Typ value from 16 mA to 18 mA and I <sub>CC</sub> max value from 28 mA to 25 mA for test condition f = fax = 1/t <sub>RC</sub> .<br>Changed the I <sub>CC</sub> max value from 2.3 mA to 3 mA for test condition f = 1MHz.<br>Changed the I <sub>SB1</sub> and I <sub>SB2</sub> max value from 4.5 μA to 8 μA and Typ value from 0.9 μA to 2 μA respectively.<br>Updated Thermal Resistance table<br>Changed Test Load Capacitance from 50 pF to 30 pF.<br>Added Typ value for I <sub>CCDR</sub> .<br>Changed the I <sub>CCDR</sub> max value from 4.5 μA to 5 μA<br>Corrected t <sub>R</sub> in Data Retention Characteristics from 100 μs to t <sub>RC</sub> ns<br>Changed t <sub>LZOE</sub> from 3 to 5<br>Changed t <sub>LZCE</sub> from 6 to 10<br>Changed t <sub>HZCE</sub> from 22 to 18<br>Changed t <sub>PWE</sub> from 30 to 35<br>Changed t <sub>SD</sub> from 22 to 25<br>Changed t <sub>LZWE</sub> from 6 to 10<br>Updated the ordering Information and replaced the Package Name column with Package Diagram. |
| *C   | 467052  | See ECN    | NXR             | Included 44 pin TSOP II package in Product Offering.<br>Removed TSOP I package; Added reference to CY62157EV30 TSOP I<br>Updated the ordering Information table  |
| *D   | 1015643 | See ECN    | VKN             | Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub>  |
| *E   | 2934396 | 06/03/10   | VKN             | Added footnote #21 related to chip enable<br>Updated package diagrams<br>Updated template  |
| *F   | 3110202 | 12/14/2010 | PRAS            | Updated Logic Block Diagram and Package Diagram.<br>Added Ordering Code Definitions.   |
| *G   | 3269641 | 05/30/2011 | RAME            | Updated <a href="#">Features</a> .<br>Removed the note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com." and its reference in <a href="#">Functional Description</a> .<br>Updated <a href="#">Data Retention Characteristics</a> .<br>Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> .<br>Updated in new template.   |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|                          |  |
|--------------------------|--|
| Automotive               | <a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>   |
| Clocks & Buffers         | <a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>   |
| Interface                | <a href="http://cypress.com/go/interface">cypress.com/go/interface</a>   |
| Lighting & Power Control | <a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a><br><a href="http://cypress.com/go/plc">cypress.com/go/plc</a> |
| Memory                   | <a href="http://cypress.com/go/memory">cypress.com/go/memory</a>   |
| Optical & Image Sensing  | <a href="http://cypress.com/go/image">cypress.com/go/image</a>   |
| PSoC                     | <a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>   |
| Touch Sensing            | <a href="http://cypress.com/go/touch">cypress.com/go/touch</a>   |
| USB Controllers          | <a href="http://cypress.com/go/USB">cypress.com/go/USB</a>   |
| Wireless/RF              | <a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>   |

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.