




STGIPS10K60A

SLLIMM™

small low-loss intelligent molded module

Features

- IPM 10 A, 600 V, 3-phase IGBT inverter bridge including control ICs for gate driving and free-wheeling diodes
- Short-circuit rugged IGBT
- $V_{CE(sat)}$ negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down resistor
- Under-voltage lockout
- Internal bootstrap diode
- Interlocking function
- DBC substrate leading to low thermal resistance
- Isolation rating of 2500 Vrms/min.
- 5 k Ω NTC thermistor for temperature control



Applications

- 3-phase inverters for motor drives
- Home appliances, such as washing machines, refrigerators, air conditioners

Description

This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuit-rugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as home appliances and air conditioners. SLLIMM™ is a trademark of STMicroelectronics.

Table 1. Device summary

Order code	Marking	Package	Packaging
STGIPS10K60A	GIPS10K60A	SDIP-25L	Tube

Contents

1	Internal block diagram and pin configuration	3
2	Electrical ratings	5
2.1	Absolute maximum ratings	5
2.2	Thermal data	6
3	Electrical characteristics	7
3.1	Control part	9
3.1.1	NTC thermistor	10
4	Applications information	12
4.1	Recommendations	13
5	Package mechanical data	14
6	Revision history	17

1 Internal block diagram and pin configuration

Figure 1. Internal block diagram





Table 2. Pin description

Pin	Symbol	Description
1	OUT _U	High side reference output for U phase
2	V _{boot U}	Bootstrap voltage for U phase
3	LIN _U	Low side logic input for U phase
4	HIN _U	High side logic input for U phase
5	V _{CC}	Low voltage power supply
6	OUT _V	High side reference output for V phase
7	V _{boot V}	Bootstrap voltage for V phase
8	GND	Ground
9	LIN _V	Low side logic input for V phase
10	HIN _V	High side logic input for V phase
11	OUT _W	High side reference output for W phase
12	V _{boot W}	Bootstrap voltage for W phase
13	LIN _W	Low side logic input for W phase
14	HIN _W	High side logic input for W phase
15	T ₁	NTC thermistor terminal 1
16	T ₂	NTC thermistor terminal 2
17	N _W	Negative DC input for W phase
18	W	W phase output
19	P	Positive DC input
20	N _V	Negative DC input for V phase
21	V	V phase output
22	P	Positive DC input
23	N _U	Negative DC input for U phase
24	U	U phase output
25	P	Positive DC input

Figure 2. Pin layout (bottom view)



2 Electrical ratings

2.1 Absolute maximum ratings

Table 3. Inverter part

Symbol	Parameter	Value	Unit
V_{PN}	Supply voltage applied between P - N _U , N _V , N _W	450	V
$V_{PN(surge)}$	Supply voltage (surge) applied between P - N _U , N _V , N _W	500	V
V_{CES}	Each IGBT collector emitter voltage ($V_{IN}^{(1)} = 0$)	600	V
$\pm I_C^{(2)}$	Each IGBT continuous collector current at $T_C = 25^\circ\text{C}$	10	A
$\pm I_{CP}^{(3)}$	Each IGBT pulsed collector current	20	A
P_{TOT}	Each IGBT total dissipation at $T_C = 25^\circ\text{C}$	33	W
t_{scw}	Short-circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ $T_j = 125^\circ\text{C}$, $V_{CC} = V_{boot} = 15\text{ V}$, $V_{IN}^{(1)} = 5\text{ V}$	5	μs

1. Applied between HIN_i, LIN_i and GND for i = U, V, W.
2. Calculated according to the iterative formula:

$$I_C(T_C) = \frac{T_{j(max)} - T_C}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_C(T_C))}$$

3. Pulse width limited by max junction temperature.

Table 4. Control part

Symbol	Parameter	Value	Unit
V_{OUT}	Output voltage applied between OUT _U , OUT _V , OUT _W - GND ($V_{CC} = 15\text{ V}$)	-3 to $V_{boot} - 18$	V
V_{CC}	Low voltage power supply	-0.3 to +18	V
V_{boot}	Bootstrap voltage applied between $V_{boot i} - OUT_i$ for i = U, V, W	-1 to 618	V
V_{IN}	Logic input voltage applied between HIN _i , LIN _i and GND for i = U, V, W	-0.3 to $V_{CC} + 0.3$	V
dV_{out}/dt	Allowed output slew rate	50	V/ns

Table 5. Total system

Symbol	Parameter	Value	Unit
V_{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, $t = 60\text{sec.}$)	2500	V
$T_J^{(1)}$	Operating junction temperature	-40 to 150	°C
T_C	Module case operating temperature	-40 to 125	°C

1. The maximum junction temperature rating of the power chips integrated within the SDIP module is 150 °C (@ $T_C \leq 100$ °C). To ensure safe operation of the SDIP module, the average junction temperature should be limited to $T_{J(\text{avg})} \leq 125$ °C (@ $T_C \leq 100$ °C).

2.2 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance junction-case single IGBT max.	3.8	°C/W
	Thermal resistance junction-case single diode max.	5.5	°C/W

3 Electrical characteristics

$T_j = 25^\circ\text{C}$ unless otherwise specified.

Table 7. Inverter part

Symbol	Parameter	Test conditions	Value			Unit
			Min.	Typ.	Max.	
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{CC} = V_{boot} = 15\text{ V}$, $V_{IN}^{(1)} = 5\text{ V}$, $I_C = 5\text{ A}$	-	2.1	2.5	V
		$V_{CC} = V_{boot} = 15\text{ V}$, $V_{IN}^{(1)} = 5\text{ V}$, $I_C = 5\text{ A}$, $T_j = 125^\circ\text{C}$	-	1.8		
I_{CES}	Collector-cut off current ($V_{IN}^{(1)} = 0$ "logic state")	$V_{CE} = 600\text{ V}$ $V_{CC} = V_{boot} = 15\text{ V}$	-		150	μA
V_F	Diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_C = 5\text{ A}$	-		1.9	V
Inductive load switching time and energy						
t_{on}	Turn-on time	$V_{DD} = 300\text{ V}$, $V_{CC} = V_{boot} = 15\text{ V}$, $V_{IN}^{(1)} = 0 \div 5\text{ V}$, $I_C = 5\text{ A}$ (see Figure 4)	-	320	-	ns
$t_{c(on)}$	Crossover time (on)		-	70	-	
t_{off}	Turn-off time		-	430	-	
$t_{c(off)}$	Crossover time (off)		-	135	-	
t_{rr}	Reverse recovery time		-	130	-	
E_{on}	Turn-on switching losses		-	65	-	μJ
E_{off}	Turn-off switching losses		-	75	-	

1. Applied between HIN_i , LIN_i and GND for $i = U, V, W$.

Note: t_{ON} and t_{OFF} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.

Figure 3. Switching time test circuit





Figure 4. Switching time definition



3.1 Control part

Table 8. Low supply voltage

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CCth1}	Under voltage turn on threshold		9.1	9.6	10.1	V
V_{CCth2}	Under voltage turn off threshold		7.9	8.3	8.8	V
V_{CChys}	Under voltage hystereses		0.9			V
I_{qccu}	Under voltage quiescent supply current	$V_{CC} < 9\text{ V}$		0.75	1.2	mA
I_{qcc}	Quiescent current	$V_{CC} = 15\text{ V}$		1	1.5	mA

Table 9. Bootstrap supply

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{boot1}	Under voltage turn on threshold		8.5	9.5	10.5	V
V_{boot2}	Under voltage turn off threshold		7.2	8.3	9.2	V
$V_{bootHys}$	Under voltage hystereses		0.9			V
I_{qboot}	Quiescent current				250	μA
$R_{DS(on)}$	Bootstrap driver on resistance	$V_{CC} > 12.5\text{ V}$		125		Ω

Table 10. Logic input ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{il}	Low level logic input voltage				1.1	V
V_{ih}	High level logic input voltage		1.8			V
I_{il}	Low level logic input current	$V_{IN}^{(2)} = 0$	-1			μA
I_{ih}	High level logic input current	$V_{IN}^{(1)} = 15\text{ V}$		20	70	μA

1. See [Figure 8: Dead time and interlocking definition](#).
2. Applied between HIN_i , LIN_i and GND for $i = U, V, W$

3.1.1 NTC thermistor

Table 11. NTC thermistor

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit.
R ₂₅	Resistance	T _C = 25°C		5		kΩ
R ₁₂₅	Resistance	T _C = 125°C		300		Ω
B	B-constant	T _C = 25°C		3435		K
T	Operating temperature		-40		125	°C

Equation 1: resistance variation vs. temperature

$$R(T) = R_{25} \cdot e^{B \left(\frac{1}{T} - \frac{1}{298} \right)}$$

Where T are temperatures in Kelvins.

Figure 5. NTC resistance vs. temperature




Figure 6. Maximum $I_{C(RMS)}$ current vs. switching frequency (1)






Figure 7. Maximum $I_{C(RMS)}$ current vs. f_{SINE} (1)



1. Simulated curves refer to typical IGBT parameters and maximum R_{thj-c} .


Figure 8. Dead time and interlocking definition



Minimum recommended dead time (DT) between low and high side logic input: 1 μs .

4 Applications information

Figure 9. Typical application circuit



4.1 Recommendations

- Input signal HIN,LIN are active-high logic. A 500 k Ω (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.

Table 12. Recommended operating conditions

Symbol	Parameter	Conditions	Value			Unit
			Min.	Typ.	Max.	
V _{PN}	Supply Voltage	Applied between P-Nu, Nv, Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	16	V
V _{BS}	High side bias voltage	Applied between V _{BOOTi} -OUT _i for i = U, V, W	13		16	V
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1			μ s
f _{PWM}	PWM input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz

5 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

Table 13. SDIP-25L mechanical data


Dim.	(mm.)		
	Min.	Typ.	Max.
A	44		44.8
A1	0.95		1.75
A2	1.2		2
A3	39		39.8
B	21.6		22.4
B1	11.45		12.25
B2	24.83	25.22	25.63
C	5		5.8
C1	6.4		7.4
C2	11.1		12.1
e	1.95	2.35	2.75
e1	3.2	3.6	4
e2	4.3	4.7	5.1
e3	6.1	6.5	6.9
F	0.8	1.0	1.2
F1	0.3	0.5	0.7
R	1.35		2.15
T	0.4	0.55	0.7

Figure 10. SDIP-25L drawing dimensions data



8154676_F

Figure 11. Packaging specifications of SDIP-25L package



6 Revision history

Table 14. Document revision history

Date	Revision	Changes
16-Apr-2009	1	Initial release.
11-May-2009	2	Added Figure 6 and Figure 7 .
17-Jul-2009	3	Reduced $V_{CE(sat)}$ value on Table 7 .
06-Apr-2010	4	Document promoted from preliminary data to datasheet. Inserted Figure 3: Switching time test circuit and Table 12: Recommended operating conditions . Updated Table 5: Total system , Table 6: Thermal data , Table 7: Inverter part , Figure 5: NTC resistance vs. temperature , Figure 6: Maximum IC(RMS) current vs. switching frequency , Figure 7: Maximum IC(RMS) current vs. fSINE (1) and Section 5: Package mechanical data .
15-Jun-2010	5	Updated Table 7: Inverter part . Minor text changes to improve readability.
17-Nov-2010	6	Updated Table 3 , 5 , 11 and 12 . Modified Figure 6 and Figure 7 .
07-Mar-2011	7	Updated title with SLLIMM™ in cover page, added SDIP-25L tube dimensions Figure 11 on page 16 .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com