

Color Space Converter

MegaCore Function User Guide



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com

MegaCore Version:2.3.0Document Version:2.3.0Document Date:October 2005

Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make

changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



UG-CSCONVERTER-2.3

ii MegaCore Version 2.3.0 Color Space Converter MegaCore Function User Guide

Altera Corporation

Downloaded from Elcodis.com electronic components distributor



Contents

About this User Guide v Revision History v How to Contact Altera v Typographic Conventions vi

Chapter 1. About this MegaCore Function

Release Information	1–1
Device Family Support	1–1
Introduction	1–2
New in Version 2.3.0	1–2
Features	1–2
General Description	1–2
OpenCore Plus Evaluation	1–3
DSP Builder Support	1–3
Performance	1–4

Chapter 2. Getting Started

System Requirements	2–1
Design Flow	2–1
Obtain & Install the CSC MegaCore Function	2–2
Download the CSC MegaCore Function	2–2
Install the CSC MegaCore Function Files	2–3
Directory Structure	2–4
CSC MegaCore Function Walkthrough	2–4
Create a New Quartus II Project	2–5
Launch IP Toolbench	2–5
Step 1: Parameterize	2–8
Step 2: Set Up Simulation	2–12
Step 3: Generate	2–14
Simulate the Design	2–16
Compile the Design	2–16
Program a Device	2–17
Set Up Licensing	2–17
Append the License to Your license.dat File	2–17
Specify the License File in the Quartus II Software	2–18

Chapter 3. Specifications

Functional Description	3-	-1
Signals	3-	-2
OpenCore Plus Time-Out Behavior	3-	-2

Altera Corporation

Parameters	3–3
Signals	3–5
MegaCore Verification	3–5
References	3–6



About this User Guide

Revision History

The table below displays the revision history for the chapters in this User Guide.

Chapter	Date	Version	Changes Made
All	October 2005	2.3.0	Updated system requirements.Updated version numbers.Updated generated files table.
All	June 2004	2.2.0	Updated the User Guide for version 2.2.0 of the Color Space Converter (CSC) MegaCore function. Edited for standards conformance and included all new screenshots.
All	April 2004	2.1.0	New document for product version 2.1.0. Added new CSC MegaCore function features plus support for Altera [®] Stratix [®] , Stratix II and Cyclone [™] devices, IP functional simulation models, and the OpenCore Plus [®] evaluation feature. Reorganized content to new chapter scheme.

How to Contact Altera

For technical support or other information about Altera products, go to the Altera world-wide web site at www.altera.com. You can also contact Altera through your local sales representative or any of the sources listed below.

Information Type	USA & Canada	All Other Locations
Technical support	www.altera.com/mysupport/	www.altera.com/mysupport/
	800-800-EPLD (3753) 7:00 a.m. to 5:00 p.m. Pacific Time	+1 408-544-8767 7:00 a.m. to 5:00 p.m. (GMT -8:00) Pacific Time
Product literature	www.altera.com	www.altera.com
Altera literature services	lit_req@altera.com	lit_req@altera.com
Non-technical customer service	800-767-3753	+ 1 408-544-7000 7:00 a.m. to 5:00 p.m. (GMT -8:00) Pacific Time
FTP site	ftp.altera.com	ftp.altera.com

Altera Corporation

۷

Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box.
bold type	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: f _{MAX} , \qdesigns directory, d: drive, chiptrip.gdf file.
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: AN 75: High-Speed Board Design.
Italic type	Internal timing parameters and variables are shown in italic type. Examples: t_{PIA} , $n + 1$.
	Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <i><file name=""></file></i> , <i><project name="">.pof</project></i> file.
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading Title"	References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn.
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
••	Bullets are used in a list of items when the sequence of the items is not important.
\checkmark	The checkmark indicates a procedure that consists of one step only.
	The hand points to information that requires special attention.
CAUTION	The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process.
	The warning indicates information that should be read prior to starting or continuing the procedure or processes
4	The angled arrow indicates you should press the Enter key.
•••	The feet direct you to more information on a particular topic.



1. About This MegaCore Function

Release Information

Table 1–1 provides information about this release of the Color Space Converter (CSC) MegaCore[®] function.

Table 1–1. CSC MegaCore Function Release Information				
Item	Description			
Version	2.3.0			
Release Date	October 2005			
Ordering Code	IP-CSC			
Product ID(s)	0x03			
Vendor ID(s)	6AF7			

Device Family Support

MegaCore functions provide either full or preliminary support for target Altera device families, as described below:

- Full support means the MegaCore function meets all functional and timing requirements for the device family and may be used in production designs
- Preliminary support means the MegaCore function meets all functional requirements, but may still be undergoing timing analysis for the device family; it may be used in production designs with caution.

Table 1–2 shows the level of support offered by the CSC MegaCore function to each Altera device family.

Table 1–2. Device Family Support (Part 1 of 2)				
Device Family	Support			
Stratix [®] II	Full			
Stratix II GX	Preliminary			
Stratix	Full			
Stratix GX	Full			
HardCopy [®] II	Preliminary			
HardCopy Stratix	Full			

Altera Corporation October 2005

Table 1–2. Device Family Support (Part 2 of 2)				
Device Family	Support			
Cyclone [™] II	Full			
Cyclone	Full			
ACEX [®] 1K	Full			
APEX™ II	Full			
APEX 20KE & APEX 20KC	Full			
APEX 20K	Full			
FLEX 10K [®]	Full			
Other device families	No support			

Introduction

A color space is a method for precisely specifying the display of color using a three-dimensional coordinate system. Different color spaces are best for different devices, such as RGB (red-green-blue) for CRT monitors or YCbCr (luminance-chrominance) for digital television. The CSC MegaCore function provides a flexible and efficient means to convert image data from one color space to another, and is suitable for use in a wide variety of image processing and display applications.

New in Version 2.3.0

Features

- During underflow the color space conversion result is zeroed
- Preliminary support for HardCopy[®] II and Stratix[®] II GX devices
- Computes one output per clock cycle
- Typically runs at clock speeds over 200 MHz in Stratix devices
- Supports a variety of conversion functions:
 - Studio video R'G'B' to Y'CbCr
 - Y'CbCr to studio video R'G'B'
 - Computer R'G'B' to Y'CbCr
 - Y'CbCr to computer R'G'B'
 - Y'IQ to Y'UV
 - Computer R'G'B' to Y'UV
 - Y'UV to computer R'G'B'
 - User-specified conversion constants
- Supports signed and unsigned input data widths from 2 to 32 bits
- Provides user-selectable output precision via parameterizable rounding, saturation, and truncation

General Description

Color space conversion is often necessary when transferring data between devices that use different color space models. For example, to transfer a television image to a computer monitor, you may need to convert the image from the Y'CrCb color space to the R'G'B' color space. Conversely, transferring an image from a computer display to a television set may require a transformation from the R'G'B' color space to the Y'CrCb color space. You can use the CSC MegaCore function to perform these types of color transformations for a variety of applications, including image filtering, machine vision, and digital video.

OpenCore Plus Evaluation

With the Altera free OpenCore Plus evaluation feature, you can perform the following actions:

- Simulate the behavior of a MegaCore function within your system
- Verify the functionality of your design, as well as quickly and easily evaluate its size and speed
- Generate time-limited device programming files for designs that include MegaCore functions
- Program a device and verify your design in hardware

You only need to purchase a license for the MegaCore function when you are completely satisfied with its functionality and performance, and want to take your design to production.



For more information on OpenCore Plus hardware evaluation using the CSC MegaCore function, see "OpenCore Plus Time-Out Behavior" on page 3–1 and application note *AN 320: OpenCore Plus Evaluation of Megafunctions* from the Altera web site.

DSP Builder Support

Altera's DSP Builder shortens DSP design cycles by helping you create the hardware representation of a DSP design in an algorithm-friendly development environment.

You can combine existing MATLAB/Simulink blocks with Altera DSP Builder/MegaCore blocks to verify system level specifications and generate hardware implementations. After installing this MegaCore function, a Simulink symbol of this MegaCore function appears in the Simulink library browser in the MegaCore library from the Altera DSP Builder blockset. To use this MegaCore function with DSP Builder, you require DSP Builder v5.1 or higher and the Quartus II sofware version 5.1 or higher.



For more information on DSP Builder, refer to the DSP Builder User Guide and the DSP Builder Reference Manual.

Performance

The CSC MegaCore function yields efficient implementation results, and its parameterization allows you to fine tune these results to achieve the utilization and performance you require.

Table 1–3 shows the resource utilization and maximum clock frequency for several sample implementations in different device families. These all use the computer R'G'B' to Y'CrCb color model conversion function, and differ in their choice of hardware implementation method, input data width, and pipeline level. The figures were generated using the Quartus[®] II software version 5.1.

Table 1–3. CSC MegaCore Function Performance Samples								
Family	Speed Grade	Hardware Implementation	Width of Input Data	Pipeline Level	LEs or ALUTs (1)	18*18 Mults	f _{MAX} (MHz)	Tpd (ns)
Stratix	-5	Distributed Arithmetic in LUTs	8	6	297	0	314	-
		Multipliers using LUTs	8	6	287	0	271	-
		Multipliers using DSP blocks	8	6	204	9	260	-
		Multipliers using LUTs (2)	8	0	103	0	180	5.5
Cyclone II	-3	Distributed Arithmetic in LUTs	8	6	292	0	216	_
		Multipliers using LUTs	8	6	299	0	308	-
		Multipliers using DSP blocks	8	6	243	9	230	-
		Multipliers using LUTs (2)	8	0	78	0	175	5.7
Stratix II	-3	Distributed Arithmetic in LUTs	10	6	520	0	380	_
		Multipliers using LUTs	10	6	490	0	410	-
		Multipliers using DSP blocks	10	6	150	9	270	-
		Multipliers using LUTs (2)	10	0	87	0	240	4.1

Notes to Table 1–3:

(1) Stratix II devices use adaptive look-up tables (ALUTs); other devices use logic elements (LEs).

(2) Yields the minimum area possible without using DSP blocks.



2. Getting Started

System Requirements

The instructions in this section require the following hardware and software:

- A computer running any of the following operating systems:
 - Windows 2000/XP
 - Red Hat Linux 8.0
 - Red Hat Enterprise Linux 3 WS (with support for 32-bit , AMD64, or Intel EM64T workstations)
 - Solaris 8 or 9 (32-bit or 64-bit)
- Quartus[®] II software version 5.1 or higher
- An Altera-supported VHDL or Verilog HDL simulator (optional).

Design Flow To evaluate the Color Space Converter (CSC) MegaCore[®] function using the OpenCore[®] Plus feature, the design flow involves the following steps:

- 1. Obtain and install the CSC MegaCore function.
- 2. Create a custom variation of the CSC MegaCore function using IP Toolbench.
 - IP Toolbench is a toolbar from which you can quickly and easily view documentation, specify parameters, and generate all of the files necessary for integrating the parameterized MegaCore function into your design. You can launch IP Toolbench from within the Quartus II software.
- 3. Implement the rest of your design using the design entry method of your choice.
- 4. Use the IP functional simulation model generated by IP Toolbench to verify the operation of your design.

•••

For more information on IP functional simulation models, refer to the *Simulating Altera in Third-Party Simulation Tools* chapter in volume 3 of the *Quartus II Handbook*.

5. Use the Quartus II software to compile your design.

Altera Corporation October 2005 MegaCore Version 2.3.0

 6. Purchase a license for the CSC MegaCore function. Once you have purchased a license for the CSC MegaCore function, the design flow involves the following additional steps: Set up licensing. Generate a programming file for the Altera device(s) on your board Program the Altera device(s) with the completed design. Perform design verification. Before you can use the CSC MegaCore function you must obtain the CSC MegaCore function files and install them on your computer. Altera⁶ MegaCore functions can be installed from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. Image Core functions describe downloading and installing the CSC MegaCore function from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. Image Core function from the MegaCore IP Library CD-ROM, skip to "Directory Structure" on page 2-4. Download the CSC MegaCore Function If you have Internet access, you can download MegaCore functions for Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative. 		I		You can generate an OpenCore Plus time-limited programming file, which you can use to verify the operation of your design in hardware for a limited time. For more information on OpenCore Plus hardware evaluation using the CSC MegaCore function, see "OpenCore Plus Time-Out Behavior" on page 3–1, and <i>AN 320: OpenCore</i> <i>Plus Evaluation of Megafunctions</i> .
Once you have purchased a license for the CSC MegaCore function, the design flow involves the following additional steps: 1. Set up licensing. 2. Generate a programming file for the Altera device(s) on your board 3. Program the Altera device(s) with the completed design. 4. Perform design verification. Obtain & Install the CSC MegaCore Function Image: CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. Image: CD-ROM during instructions describe downloading and installing the CSC MegaCore function from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. Image: The following instructions describe downloading and installing the CSC MegaCore function. If you have already installed the CSC MegaCore function from the MegaCore IP Library CD-ROM, skip to "Directory Structure" on page 2-4. Download the CSC MegaCore Function If you have Internet access, you can download MegaCore functions from Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative.		6.	Purchase	e a license for the CSC MegaCore function.
 Set up licensing. Generate a programming file for the Altera device(s) on your board Program the Altera device(s) with the completed design. Perform design verification. Perform design verification. Before you can use the CSC MegaCore function you must obtain the CSC MegaCore function files and install them on your computer. Altera® MegaCore functions can be installed from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. The following instructions describe downloading and installed the CSC MegaCore function. If you have already installed the CSC MegaCore function from the MegaCore IP Library CD-ROM, skip to "Directory Structure" on page 2–4. Download the CSC MegaCore Function If you have Internet access, you can download MegaCore functions from Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative. 		Once desig	e you ha gn flow i	ve purchased a license for the CSC MegaCore function, the nvolves the following additional steps:
 2. Generate a programming file for the Altera device(s) on your board 3. Program the Altera device(s) with the completed design. 4. Perform design verification. Before you can use the CSC MegaCore function you must obtain the CSC MegaCore function files and install them on your computer. Altera® MegaCore functions can be installed from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. Image The following instructions describe downloading and installing the CSC MegaCore function. If you have already installed the CSC MegaCore function from the MegaCore IP Library CD-ROM, skip to "Directory Structure" on page 2–4. Download the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative. 		1.	Set up li	censing.
 Program the Altera device(s) with the completed design. Perform design verification. Perform design verification. Before you can use the CSC MegaCore function you must obtain the CSC MegaCore function files and install them on your computer. Altera® MegaCore functions can be installed from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately. The following instructions describe downloading and installing the CSC MegaCore function. If you have already installed the CSC MegaCore function from the MegaCore IP Library CD-ROM, skip to "Directory Structure" on page 2–4. Download the CSC MegaCore Function If you have Internet access, you can download MegaCore functions from Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative. 		2.	Generate	e a programming file for the Altera device(s) on your board.
 4. Perform design verification. A. Perfo		3.	Program	the Altera device(s) with the completed design.
Obtain & Install the CSC MegaCore FunctionBefore you can use the CSC MegaCore function you must obtain the CSC MegaCore function files and install them on your computer. Altera® MegaCore functions can be installed from the MegaCore IP Library CD-ROM during or after Quartus II installation, or downloaded individually from the Altera web site and installed separately.Image: The following instructions describe downloading and installing the CSC MegaCore function. If you have already installed the CSC MegaCore function from the MegaCore IP Library CD- ROM, skip to "Directory Structure" on page 2–4.Download the CSC MegaCore Function Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative.		4.	Perform	design verification.
 The following instructions describe downloading and installing the CSC MegaCore function. If you have already installed the CSC MegaCore function from the MegaCore IP Library CD-ROM, skip to "Directory Structure" on page 2–4. Download the CSC MegaCore Function If you have Internet access, you can download MegaCore functions from Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative. 	Obtain & Install the CSC MegaCore Function	Befor Mega Mega CD-I indiv	re you ca aCore fu aCore fu ROM du vidually	an use the CSC MegaCore function you must obtain the CSC nction files and install them on your computer. Altera® nctions can be installed from the MegaCore IP Library ring or after Quartus II installation, or downloaded from the Altera web site and installed separately.
Download the CSC MegaCore Function If you have Internet access, you can download MegaCore functions from Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative.		Ĩ	The the CSC ROI	following instructions describe downloading and installing CSC MegaCore function. If you have already installed the C MegaCore function from the MegaCore IP Library CD- M, skip to "Directory Structure" on page 2–4.
If you have Internet access, you can download MegaCore functions from Altera's web site at www.altera.com. Follow the instructions below to obtain the CSC MegaCore function from the Internet. If you do not have Internet access, you can obtain the CSC MegaCore function from your local Altera representative.		Dow	nload t	he CSC MegaCore Function
		If you Alter obtai Inter local	u have li ca's web in the CS net acce Altera r	nternet access, you can download MegaCore functions from site at www.altera.com. Follow the instructions below to 6C MegaCore function from the Internet. If you do not have ss, you can obtain the CSC MegaCore function from your representative.

- 1. Point your web browser to www.altera.com/ipmegastore.
- 2. Type CSC in the **IP MegaSearch** box.
- 3. Click Go.

- 4. Choose the Altera **Color Space Converter** from the search results page. The product description web page displays.
- 5. Click **Download Free Evaluation** on the top right of the product description web page.
- 6. Complete the registration form and click Submit Request.
- Read the Altera MegaCore license agreement, turn on the I have read the license agreement check box, and click Proceed to Download Page.
- 8. Follow the instructions on the CSC MegaCore function download and installation page to download the MegaCore function and save it to your hard disk.
 - Ensure you download the MegaCore function for the operating system on which the MegaCore function will be running.

Install the CSC MegaCore Function Files

The following instructions describe how you install the CSC MegaCore function on computers running the Windows, Solaris, or Linux operating systems.

Windows

To install the CSC MegaCore function on a computer running the Windows operating system, follow these steps:

- 1. Choose **Run** (Start menu).
- 2. Type <*path*>\csc-v2.3.0.exe+, where <*path*> is the location of the downloaded MegaCore function.
- 3. Click **OK**. The CSC MegaCore function installation dialog box appears. Follow the on-screen instructions to finish installation.

Solaris & Linux

Follow these steps to install the CSC MegaCore function on a computer running supported versions of the Solaris or Linux operating systems:

1. Move the compressed files to the desired installation directory and make that directory your current directory.

Altera Corporation October 2005 2. Decompress the package by typing the following command:

gunzip -d csc-v2.3.0_<*operating system*>.tar.gz ←

where *<operating system>* is either solaris or linux.

3. Extract the package contents by typing the following command:

tar -xvf csc-v2.3.0 <operating system>.tar ↔

where *<operating system>* is either solaris or linux.

Directory Structure

Figure 2–1 shows the directory structure for the CSC MegaCore function, where *<path>* is the CSC MegaCore function installation directory.

Figure 2–1. CSC MegaCore Function Directory Structure



CSC MegaCore Function Walkthrough

This walkthrough explains how to create a custom variation of a CSC MegaCore function using IP Toolbench and the Quartus II software. When you are finished generating a custom variation of a CSC MegaCore function, you can incorporate it into your overall project.

This walkthrough consists of these steps:

- "Create a New Quartus II Project" on page 2–5
- "Launch IP Toolbench" on page 2–6
- "Step 1: Parameterize" on page 2–8
- "Step 2: Set Up Simulation" on page 2–12
- "Step 3: Generate" on page 2–14

Create a New Quartus II Project

Before you begin, you must create a new Quartus II project. With the **Quartus II New Project Wizard**, you specify the working directory for the project, assign the project name, and designate the name of the top-level design entity. You will also specify the CSC MegaCore function user library. To create a new project, follow these steps:

- 1. Choose **Programs > Altera > Quartus II** *<version>* (Windows Start menu) to run the Quartus II software.
- 2. Choose New Project Wizard (File menu).
- 3. Click **Next** in the introduction (the introduction will not display if you turned it off previously).
- 4. Specify the working directory for your project. This walkthrough uses the directory **d:\temp**.
- 5. Specify the name of the project. This walkthrough uses **example**.
- 6. Click Next.
- 7. For Linux and Solaris operating systems, add the user libraries:
 - a. Click User Library Pathnames.
 - b. Type <path>\csc-v2.3.0\lib\ into the Library name box, where <path> is the directory in which you installed the CSC MegaCore function. The default installation directory is c:\altera\megacore.
 - c. Click **Add**.
 - d. Click OK.
- 8. Click Next.
- 9. In the **Family** list, select Stratix. Under **Do you want to select a specific device?** select **No**.
- 10. Click **Finish**.

You have finished creating your new Quartus II project.

Launch IP Toolbench

To launch IP Toolbench in the Quartus II software, follow these steps:

- 1. Start the MegaWizard[®] Plug-In Manager by choosing **MegaWizard Plug-In Manager** (Tools menu). The **MegaWizard Plug-In Manager** dialog box is displayed.
 - Refer to the Quartus II Help for more information on how to use the MegaWizard Plug-In Manager.
- 2. Specify that you want to create a new custom megafunction variation and click **Next**.
- 3. Select **CSC v2.3.0** in the **DSP > Image & Video Processing** directory.
- 4. Choose the output file type for your design; the wizard supports VHDL and Verilog HDL.

5. Specify a name for the output file, *<directory name>\<variation name>*. Figure 2–2 shows the wizard after you have made these settings.

Figure 2–2. Select the MegaCore Function

MegaWizard Plug-In Manager [page 2a]	×
MegaWizard Plug-In Manager [page 2a] Which megafunction would you like to customize? Select a megafunction from the list below Installed Plug-Ins Altera SOPC Builder ARM-Based Excalibur ARM-Based Excalibur ARM-Based Excalibur File Communications File Firor Detection/Correction File Filters Filters Filters CSC v2.2.0 CSC v2.3.0 File Signal Generation	Which device family will you be Stratix II Which type of output file do you want to create? AHDL Yerilog HDL Verilog HDL What name do you want for the output file? Browse D:\temp\example Beturn to this page for another create operation
 Signal Generation Signal Generation Transforms gates Interfaces memory compiler Parallel Flash Loader Signal Tap II Logic Analyzer storage IP MegaStore 	Return to this page for another create operation Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory, in the global user libraries specified in the Options dialog box (Tools menu), or a user library specified in the User Libraries page of the Settings dialog box (Assignments menu). Your current user library directories are:
	Cancel < <u>B</u> ack <u>N</u> ext > <u>Finish</u>

6. Click **Next** to launch IP Toolbench for the CSC MegaCore function (Figure 2–3).

Figure 2–3. IP Toolbench—Parameterize



Step 1: Parameterize

To parameterize your CSC MegaCore function, follow these steps:

- For more information about the parameters, refer to "Parameters" on page 3–2.
- 1. Click **Step 1: Parameterize** in IP Toolbench (see Figure 2–4).

Figure 2–4. Architecture Details

Specify CSC architectural detail	IS	
Width of the input data	8	-
Core latency (pipeline level)	2	•
Hardware Implementation	Auto	-
Will the input data be signed or	unsigned?	
Will the input data be signed or Signed Unsigned	unsigned?	

- 2. Choose the following parameters:
 - The bit width of the input data bus
 - The core latency or pipeline level
 - The hardware implementation
 - Signed or unsigned input data (the signed representation uses the two's complement numbering scheme)
- 3. Click **Next** (see Figure 2–5).

Figure 2–5. Choose Coefficients Values

💽 Pa	Parameterize - CSC MegaCore Function						
	-Select the Coefficie	nts Values					
	Convert betwee	en fundamental co	olor models	Studio Vid	eo R'G'B' to Y'	CbCr 💌	
	X_OUT = (0.301	* A) + (0.	586	*B) + (0.	113 *	C) + 16.0	
	Y_OUT = (-0.172	* A) + (-0	1.34	* B) + (0.	512 *	C) + 128.0	
	Z_OUT = (0.512	* A) + (-0	.43	* B) + (-0	.082 *	C) + 128.0	
	-Floating Point to Fix	ed Point Convers	ion				
	Scale to use up to	12		▼ bits of	precision		
	🔲 Use power of tv	vo scaling factors		o not apply	any scaling		
	Equation	A	В		С	Constant	
	X_OUT	0	0	0		0	
	Z_OUT	0	0	0		0	
	Scale Coeffients						
				<u>C</u> ancel	⊲ <u>P</u> rev	<u>N</u> ext ⊵	<u>F</u> inish

- 4. Under Select the Coefficient Values, you can use a predefined function by checking Convert between fundamental color models and selecting from the preset color space conversions in the dropdown list. Or turn off Convert between fundamental color models and manually enter or edit specific values to define your own custom transform matrix.
- 5. Under **Floating Point to Fixed Point Conversion**, you can optionally scale the transform functions. You can specify from 4 to 28 bits of precision, choose to use only power-of-two scaling factors, or no scaling at all. Click **Scale Coefficients** to see the resulting new values in the array.

6. Click **Next** (see Figure 2–6).

Figure 2–6. Select the Output Resolution

_MSB	- MSB	MSB
Bits Removed from MSB 0	Bits Removed from MSB 0	Bits Removed from MSB 0
© Saturate C Truncate	© Saturate C Truncate	📀 Saturate 🔿 Truncate
LSB		
Bits Removed from LSB 0	Bits Removed from LSB 0	Bits Removed from LSB 0
Round C Truncate	Round O Truncate	Round O Truncate

- 7. Define the resolution of the X_OUT, Y_OUT, and Z_OUT signals generated by the CSC MegaCore function.
- 8. Select Full Precision or Limited Precision for these output signals.

The CSC MegaCore function determines the bit width of the output based on the bits of precision and the bit width of the input. These two parameters define a range of maximum positive and negative output values.

The CSC MegaCore function extrapolates the number of bits required to represent that range of values. For **Full Precision**, you must use this number of bits in your system. If you choose **Limited Precision**, the wizard gives you the option of truncating or saturating the most significant bit (MSB) and/or rounding or truncating the least significant bit (LSB). Saturation and rounding are non-linear operations.

9. Click Finish.

Step 2: Set Up Simulation

An IP functional simulation model is a cycle-accurate VHDL or Verilog HDL model file produced by the Quartus II software. It allows for fast functional simulation of IP using industry-standard VHDL and Verilog HDL simulators.

You may only use these simulation model output files for simulation purposes and expressly not for synthesis or any other purposes. Using these models for synthesis creates a nonfunctional design.

To generate an IP functional simulation model for your MegaCore function, follow these steps:

1. Click **Step 2: Set Up Simulation** in IP Toolbench (Figure 2–7).

Figure 2–7. IP Toolbench—Set Up Simulation



2. Turn on Generate Simulation Model (Figure 2–8).

Figure 2–8. Generate Simulation Model

octional Simula	ation Model —				
Generate Sim	ulation Model				
iguage	VHDL	•			
IP Functional S L model produ w fast function I Verilog HDL J may only use poses and exp ing these mod	Simulation Mo- uced by the Qu nal simulation: simulators. these simula pressly not for els for synthes	del is a cycli artus [®] II sof s of IP using tion model i synthesis o sis will crea	e-accurate tware. The g industry-s output files r any other te a non-fu	VHDL or V ese models standard VI for simula r purposes nctional de	/erilog 3 HDL ation esign.
	Generate Sim Iguage IP Functional S L model produ w fast function Verilog HDL I may only use poses and ex ing these mod	Generate Simulation Model Iguage VHDL IP Functional Simulation Mod L model produced by the Qui w fast functional simulations I Verilog HDL simulators. I may only use these simula poses and expressly not for ing these models for synthes	Igenerate Simulation Model Iguage VHDL IP Functional Simulation Model is a cycle L model produced by the Quartus [®] II sof w fast functional simulations of IP using I Verilog HDL simulators. I may only use these simulation model I poses and expressly not for synthesis o ing these models for synthesis will crea	Igenerate Simulation Model Iguage VHDL IP Functional Simulation Model is a cycle-accurate L model produced by the Quartus [®] II software. The w fast functional simulations of IP using industry-s I Verilog HDL simulators. I may only use these simulation model output files poses and expressly not for synthesis or any other ing these models for synthesis will create a non-fu	IGenerate Simulation Model Iguage VHDL I IP Functional Simulation Model is a cycle-accurate VHDL or V L model produced by the Quartus [®] II software. These models w fast functional simulations of IP using industry-standard V I Verilog HDL simulators. I may only use these simulation model output files for simula poses and expressly not for synthesis or any other purposes ing these models for synthesis will create a non-functional de

- 3. Choose the language in the **Language** list.
- 4. Click OK.

Step 3: Generate

To generate your MegaCore function, follow these steps:

1. Click **Step 3: Generate** in IP Toolbench (Figure 2–9).

Figure 2–9. IP Toolbench—Generate



2. The generation report lists the design files that IP Toolbench creates (Figure 2–10). Click **Exit**.

Figure 2–10. Generation

٩	Generation - CSC Mega	Core Function		
	MegaCore [®] Genera	ation Report - CSC MegaCore Function v2.3.0		
	Entity Name	csc_attr		
Ш	Variation Name	example		
Ш	Variation HDL	VHDL		
	Output Directory	D:\temp\csc-test		
F 	File Summary P Toolbench is creating the fo	ollowing files in the output directory: Description		
	example.vhd	A MegaCore [®] function variation file, which defines a VHDL top-level description of the custom MegaCore function. Instantiate the entity defined by this file inside of your design. Include this file when compiling your design in the Quartus II software.		
	example.cmp	A VHDL component declaration for the MegaCore function variation. Add the contents of this file to any VHDL architecture that instantiates the MegaCore function.		
	example.bsf	Quartus [®] II symbol file for the MegaCore function variation. You can use this file in the Quartus II block diagram editor.		
L	example.vho	VHDL IP functional simulation model.		
			_	
M	legaCore Function Genera	ation Successful.		
	Cancel		Exit	

Table 2–1 describes the IP Toolbench-generated files..

Table 2–1. IP Toolbench-Generated Files (Part 1 of 2) Note (1)			
Filename	Description		
<variation name="">.bsf</variation>	Quartus II symbol file for the MegaCore function variation. You can use this file in the Quartus II block diagram editor.		
<variation name="">.cmp</variation>	A VHDL component declaration file for the MegaCore function variation. Add the contents of this file to any VHDL architecture that instantiates the MegaCore function.		
<variation name="">.html</variation>	MegaCore function report file.		
<variation name="">.vo or .vho</variation>	VHDL or Verilog HDL IP functional simulation model.		

Altera Corporation October 2005

Table 2–1. IP Toolbench-Generated Files (Part 2 of 2) Note (1)			
Filename	Description		
<variation name="">.vhd, or .v</variation>	A MegaCore function variation file, which defines a VHDL or Verilog HDL top-level description of the custom MegaCore function. Instantiate the entity defined by this file inside of your design. Include this file when compiling your design in the Quartus II software.		
<variation name="">_bb.v</variation>	Verilog HDL black-box file for the MegaCore function variation. Use this file when using a third-party EDA tool to synthesize your design.		

Notes to Table 2–1:

(1) *<variation name>* is the variation name.

You can now integrate your CSC MegaCore function variation into your design and simulate and compile.

Simulate the Design	You can simulate your design using the IP Toolbench-generated VHDL and Verilog HDL IP functional simulation models. The IP functional simulation model is the .vo or .vho file you specified in "Step 2: Set Up Simulation" on page 2–12. Compile the file in your simulation environment and perform functional simulation of your custom CSC MegaCore function.
	For more information on IP functional simulation models, refer to the <i>Simulating Altera in Third-Party Simulation Tools</i> chapter in volume 3 of the <i>Quartus II Handbook</i> .
Compile the Design	You can use the Quartus II software to compile your design. Refer to Quartus II Help for instructions on performing compilation.
	Refer to Quartus II Help (F1) or the <i>Introduction to Quartus II Handbook</i> for further instructions on compiling and analyzing your design.
Program a Device	After you have compiled your design, program your targeted Altera device, and verify your design in hardware.
	With Altera's free OpenCore Plus evaluation feature, you can evaluate the CSC MegaCore function before you purchase a license. OpenCore Plus evaluation allows you to generate an IP functional simulation model, and produce a time-limited programming file.



October 2005

- Do not delete any FEATURE lines from the Quartus II license file.
- 5. Save the Quartus II license file.
 - When using editors such as Microsoft Word or Notepad, ensure that the file does not have extra extensions appended to it after you save (e.g., **license.dat.txt** or **license.dat.doc**). Verify the filename in a DOS box or at a command prompt.

Specify the License File in the Quartus II Software

To specify the CSC MegaCore function's license file, follow these steps:

- 1. Altera recommends that you give the file a unique name, e.g., **altera-csc_license.dat**.
- 2. Start the Quartus II software.
- 3. Choose **License Setup** (Tools menu). The **Options** dialog box opens to the **License Setup** page.
- 4. In the **License file** box, add a semicolon to the end of the existing license path and filename.
- 5. Type the path and filename of the CSC MegaCore function license file after the semicolon.
 - Do not include any spaces either around the semicolon or in the path/filename.
- 6. Click **OK** to save your changes.



3. Specifications

Functional Description

A three-dimensional color space is defined as a mathematical representation of a set of colors, where each color is mapped to three coordinates. The Color Space Converter (CSC) MegaCore[®] function transforms a color from one three-dimensional color space to another by multiplying the tri-stimulus value by a 3 × 4-matrix transform.

The CSC MegaCore function uses this equation to convert data from one color space to another:

X_OUT		с ₁₁	с ₁₂	с ₁₃	с ₁₄		A
Y_OUT	=	с ₂₁	C ₂₂	C ₂₃	<i>C</i> ₂₄		В
Z_OUT		с ₃₁	C ₃₂	C ₃₃	C ₃₄		С
	I					I	1

Because the inputs are multiplied by constant values, the look-up table (LUT) architecture of Altera[®] SRAM-based FPGAs is ideal for implementing the conversion equations. Pre-computing partial products and storing them in look-up tables can provide a smaller, faster implementation than one that can be realized with soft multipliers.



For more information on color spaces and converting between them, see "References" on page 3–5.

OpenCore Plus Time-Out Behavior

OpenCore[®] Plus hardware evaluation can support the following two modes of operation:

- *Untethered*—the design runs for a limited time
- Tethered—requires a connection between your board and the host computer. If tethered mode is supported by all megafunctions in a design, the device can operate for a longer time or indefinitely

All megafunctions in a device time out simultaneously when the most restrictive evaluation time is reached. If there is more than one megafunction in a design, a specific megafunction's time-out behavior may be masked by the time-out behavior of the other megafunctions.

Altera Corporation October 2005 MegaCore Version 2.3.0

For the CSC and other MegaCore functions, the untethered timeout is one hour, and the tethered timeout value is indefinite.

The output signals X_OUT, Y_OUT, and Z_OUT go low when the evaluation time for the CSC MegaCore function expires.



For more information on OpenCore Plus hardware evaluation, see "OpenCore Plus Evaluation" on page 1–3 and AN 320: OpenCore Plus Evaluation of Megafunctions.

Parameters

You configure the CSC MegaCore function with IP Toolbench (see "CSC MegaCore Function Walkthrough" on page 2–4). Tables 3–1, 3–2, and 3–3 list the parameters relevant to each page in the wizard.

Table 3–1. Parameters on the First Page of the Wizard				
Parameter	Value (default)	Description		
Width of the input data	2 to 32 (8)	Defines the width of the input bus carrying the color data.		
Core latency (pipeline level)	0 to 9 (2)	Affects the time required to process the color data. A higher number yields a faster but larger architecture.		
Hardware Implementation	Auto (default) Distributed Arithmetic in LUTs Multipliers using LUTs Multipliers using DSP blocks	Determines the hardware implementation used for the CSC. May be the default implementation for the targeted device family, or a specific style as specified. For details, refer to AN 306: Techniques for Implementing Multipliers in Stratix [®] , Stratix GX & Cyclone [™] Devices.		
Input data signed or unsigned?	Signed (default) or unsigned	Identifies whether the input data is signed or unsigned.		

Table 3–2. Parameters on the Sec	ond Page of the Wizard	
Parameter	Value (default)	Description
Convert between fundamental color models	On or off	Turn on to use a set of coefficients based on the preset color model conversion you then choose from the drop-down list: - Studio Video RGB to YCbCr - YCbCr to Studio Video RGB - Computer RGB to YCbCr - YIQ to YUV - YUV to Computer RGB - Computer RGB to YUV Turn off to edit the floating-point value of each coefficient of the color space conversion equations. See "References" on page 3–5 for more information on color model conversion.
Scale to use up to X bits of precision	4 to 28 (12)	Allows you to convert the floatingpoint coefficients defined above to fixed-point coefficients using the number of bits of precision that you specify. This conversion consists of multiplying all the floating-point coefficients with a common scaling factor and casting the floating-point multiplication result to a two's complement integer (a fixed-point coefficient). The scaling factor is defined so that the floating-point dynamic range (min- max value) gets mapped to the coefficient bit-width dynamic range (min-max).
Use only power of two scaling factors	On or off	Turn on to round the scaling factor to the nearest power-of-two integer value
Do not apply any scaling	On or off	Turn on to set the scaling factor to 1.0

Table 3–3. Parameters on the Third Page of the Wizard			
Parameter	Value	Description	
Output Resolution	Full Precision or Limited Precision	Choose Full Precision to use the full range of the output bits without saturation, truncation, or roundoff. Choose Limited Precision to constrain the output bits.	
X_OUT, Y_OUT, Z_OUT: MSB and LSB	Bits removed, Saturate or Truncate	To constrain the output bits, for each output specify the number of bits to remove through saturation or truncation for its most-significant-bit or least-significant-bit.	

SignalsTable 3–4 describes the external signals of the CSC MegaCore function.

Table 3–4. CSC Signals		
Signal	Direction	Description
CLK	Input	The system clock.
SCLR	Input	The synchronous clear signal, which is active at 1.
A[] B[] C[]	Input	The input busses.
X_OUT[] Y_OUT[] Z_OUT[]	Output	The converted data.

MegaCore Verification

Before releasing a version of the CSC MegaCore function, Altera runs comprehensive regression tests to verify its quality and correctness.

Custom variations of the CSC MegaCore function are generated to exercise its various parameter options, and the resulting simulation models are thoroughly simulated and the results verified against bitaccurate master simulation models.

References

Altera application notes, white papers, and user guides providing more detailed explanations of how to effectively design with MegaCore functions and the Quartus[®] II software are available at the Altera web site (www.altera.com).

The following third-party references provide technical information on color spaces and the transformations between them.

- C. Shi, and R. W. Brodersen, *Floating-point to fixed-point conversion* with decision errors due to quantization, Proceeding, IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, 2004, Montreal, Canada
- Changchun Shi and Robert W. Brodersen, An Automated Floatingpoint to Fixed-point Conversion Methodology, presented at ICASSP 2003
- Arthur B. Williams and Fred J. Taylor, *Electronic Filter Design Handbook*, McGraw Hill, 3rd edition (October 1995)
- Jack, Keith, *Video Demystified*, *A Handbook for the Digital Engineer*, Second Edition. Solana Beach: Hightext Publications, 1996