

6-Channel LED Driver with Ultra Low Dimming Capability

ISL97672A

The ISL97672A is an integrated power LED driver that controls six channels of LED current for LCD backlight applications. The ISL97672A is capable of driving LEDs from 4.5V to 26.5V, with a maximum output of 45V.

The ISL97672A employs an adaptive boost switching architecture that allows Direct PWM dimming with linearity as low as 0.007% at 200Hz or 0.8% at 20kHz. Dimming can be as high as 30kHz.

The ISL97672A can compensate for non-uniformity of forward voltage drops in the LED strings. Its headroom control circuit monitors the highest LED forward voltage string for output regulation to minimize voltage headroom and power loss in a typical multi-string operation. Typical current matching between channels is $\pm 0.7\%$.

The ISL97672A features extensive protection functions that flag whenever a fault occurs. The protections include string-open and short-circuit detections, OVP, OTP, and an optional output short-circuit protection with a fault disconnect switch.

The ISL97672A is offered in a compact 20 Ld QFN 3x4 package and can operate in ambient temperatures of -40 °C to +85 °C.

Features

- 6 x 50mA Channels
- 4.5V to 26.5V Input
- · 45V Output Max
- . Adaptive Boost Switching Architecture
- Direct PWM Dimming with Dimming Linearity of 0.007%~100% at 200Hz or 0.8%~100% <20kHz
- Adjustable 200kHz to 1.4MHz Switching Frequency
- Dynamic Headroom Control
- Fault Protections with Latched Flag Indication
 - String Open/Short Circuit
 - OVP
 - OTP
 - Optional Output Short-Circuit Fault Protection Switch
- Current Matching ±0.7%
- 20 Ld 3x4 QFN Package

Applications

- . Notebook Displays LED Backlighting
- LCD Monitor LED Backlighting
- Multi-Function Printer Scanning Light Source

Typical Application Circuit




FIGURE 1. ISL97672A TYPICAL APPLICATION DIAGRAM

1

Block Diagram




FIGURE 2. ISL97672A BLOCK DIAGRAM


Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG.#
ISL97672AIRZ	672A	20 Ld 3x4 QFN	L20.3x4
ISL97672AIRZ-EVAL	Evaluation Board		

NOTES

- Add "-T*" suffix for tape and reel. Please refer to Tech Brief <u>TB347</u> for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL97672A</u>. For more information on MSL, please see Tech Brief <u>TB363</u>.

Pin Configuration



ISL97672A

Pin Descriptions (I = Input, O = Output, S = Supply)

PIN NAME	PIN#	TYPE	DESCRIPTION
FAULT	1	0	Fault disconnect switch.
VIN	2	S	Input voltage for device and LED power.
EN	3	I	The device needs 4ms for initial power-up Enable. It will be disabled if it is not biased for longer than 28ms.
VDC	4	S	De-couple capacitor for internally generated supply rail.
PWM	5	I	PWM brightness control pin.
/FLAG	6	0	/Flag is latched low under any fault condition and resets after input power is recycled or part is re-enabled. This pin is an open drain that needs pull-up.
NC	7	I	No Connect.
FSW	8	I	Boost switching frequency set pin by connecting a resistor. See "Switching Frequency" on page 10 for resistor calculation.
AGND	9	S	Analog Ground for precision circuits.
CH0, CH1 CH2, CH3 CH4, CH5	10, 11, 12, 13, 14, 15	I	Input 0, Input 1, Input 2, Input 3, Input 4, Input 5 to current source, FB, and monitoring.
OVP	16	I	Overvoltage protection input.
RSET	17	I	Resistor connection for setting LED current (see Equation 1 for calculating the ILED peak).
COMP	18	0	Boost compensation pin.
PGND	19	S	Power ground (LX Power return).
LX	20	0	Input to boost switch.

Absolute Maximum Ratings (TA = +25°C)

VIIN, EIN	
FAULT	VIN - 8.5V to VIN + 0.3V
VDC, COMP, RSET, PWM, OVP, FSW	0.3V to 5.5V
CHO - CH5, LX	0.3V to 45V
PGND, AGND	0.3V to 0.3V
NOTE: Voltage ratings are with respect to AGN	ND pin.
ESD Rating	
Human Body Model (Tested per JESD22-A1	14E)3kV
Machine Model (Tested per JESD22-A115-A	a) 300V
0	41.1/

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
20 Ld QFN Package (Notes 4, 5, 7)	40	2.5
Thermal Characterization (Typical)		PSI _{JT} (°C/W)
20 Ld QFN Package (Note 6)		1
Maximum Continuous Junction Temperature		+125°C
Storage Temperature	1	65°C to +150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB347.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. PSI_{JT} is the junction-to-top thermal resistance. If the package top temperature can be measured, with this rating then the die junction temperature can be estimated more accurately than the θ_{JA} and θ_{JC} thermal resistance ratings.
- 7. Refer to JESD51-7 high effective thermal conductivity board layout for proper via and plane designs.

$\textbf{Electrical Specifications} \quad \text{All specifications are tested at } \textbf{T}_{A} = +25\,^{\circ}\textbf{C}, \textbf{V}_{IN} = \textbf{12V}, \textbf{EN} = 5\textbf{V}, \textbf{R}_{SET} = 20.1 \textbf{k}\Omega, \textbf{unless otherwise noted}.$

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
GENERAL						
V _{IN} (Note 9)	Backlight Supply Voltage	T _C = <+60 ° C T _A = +25 ° C	4.5		26.5	V
IVIN	VIN Current	EN = 5V		5		mA
IVIN_STBY	VIN Shutdown Current	T _A = +25°C			5	μΑ
V _{OUT}	Output Voltage	$4.5V < V_{IN} \le 26V$, $F_{SW} = 600kHz$			45	V
		$8.55V < V_{IN} \le 26V$, $F_{SW} = 1.2MHz$			45	V
		$4.5V < V_{IN} \le 8.55V$, $F_{SW} = 1.2MHz$			V _{IN} /0.19	V
V _{UVLO}	Undervoltage Lock-out Threshold		2.1		2.6	٧
V _{UVLO_HYS}	Undervoltage Lock-out Hysteresis			200		m۷
ENABLE AND PW	M GENERATOR					
V _{IL}	Guaranteed Range for PWM Input Low Voltage				0.8	V
V _{IH}	Guaranteed Range for PWM Input High Voltage		1.5		VDD	٧
FPWM	PWM Input Frequency Range		200		30,000	Hz
t _{ON}	Minimum On Time		250		350	ns

ISL97672A

$\textbf{Electrical Specifications} \quad \text{All specifications are tested at } \textbf{T}_{A} = +25\,^{\circ}\textbf{C}, \textbf{V}_{IN} = 12\textbf{V}, \textbf{EN} = 5\textbf{V}, \textbf{R}_{SET} = 20.1 \text{k}\Omega, \textbf{unless otherwise noted}.$

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
REGULATOR				II.	<u>I</u>	II.
VDC	LDO Output Voltage	V _{IN} > 6V	4.55	4.8	5	٧
IVDC_STBY	Standby Current	EN = OV			5	μΑ
VLDO	VDC LDO Droop Voltage	V _{IN} > 5.5V, 20mA		20	200	m۷
EN _{Low}	Guaranteed Range for EN Input Low Voltage				0.5	٧
EN _{Hi}	Guaranteed Range for EN Input High Voltage		1.8			٧
t _{ENLow}	EN Low Time Before Shut-down			30.5		ms
BOOST						
SW _{ILimit}	Boost FET Current Limit		1.5	2.0	2.7	Α
r _{DS(ON)}	Internal Boost Switch ON-Resistance	T _A = +25°C		235	300	mΩ
SS	Soft-start	100% LED Duty Cycle		7		ms
Eff_peak	Peak Efficiency	V_{IN} = 12V, 72 LEDs, 20mA each, L = 10 μ H with DCR 101m Ω , T _A = +25 °C		92.9		%
		V_{IN} = 12V, 60 LEDs, 20mA each, L = 10 μ H with DCR 101m Ω , T _A = +25 °C		90.8		%
$\Delta I_{OUT}/\Delta V_{IN}$	Line Regulation			0.1		%
D _{max}	Boost Maximum Duty Cycle	F _{SW} = 600kHz	90			%
		F _{SW} = 1.2MHz	81			%
D _{min}	Boost Minimum Duty Cycle	F _{SW} = 600kHz			9.5	%
		F _{SW} = 1.2MHz			17	%
f _S	Minimum Switching Frequency	R _{FSW} = 200kΩ	175	200	235	kH
f _S	Maximum Switching Frequency	$R_{FSW} = 33k\Omega$	1.312	1.50	1.69	МН
I _{LX_leakage}	LX Leakage Current	LX = 45V, EN = 0			10	μΑ
CURRENT SOURCE	PES					
I _{MATCH}	Channel-to-Channel Current Matching	$R_{SET} = 20.1k\Omega$ $(I_{OUT} = 20mA)$		± 0.7	±1.0	%
I _{ACC}	Current Accuracy		-1.5		+1.5	%
V _{headroom}	Dominant Channel Current Source Headroom at IIN Pin	I _{LED} = 20mA T _A = +25°C		500		m۱
V _{RSET}	Voltage at RSET Pin	$R_{SET} = 20.1k\Omega$	1.2	1.22	1.24	٧
I _{LEDmax}	Maximum LED Current per Channel	$V_{IN} = 12V, V_{OUT} = 45V,$ $F_{SW} = 1.2MHz, T_A = +25^{\circ}C$		50		mA
AULT DETECTION	N					
vsc	Short Circuit Threshold	PWM Dimming = 100%	7.5	8.2		٧
Temp_shtdwn	Temperature Shutdown Threshold			150		°C
Temp_Hyst	Temperature Shutdown Hysteresis			23		°C
VOVPIo	Overvoltage Limit on OVP Pin		1.19		1.25	٧
FLAG_ON	Fault Flag	When Fault Occurs, IPULLUP= 4mA		0.4		V

Electrical Specifications All specifications are tested at $T_A = +25 \,^{\circ}$ C, $V_{IN} = 12V$, EN = 5V, $R_{SET} = 20.1 k\Omega$, unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
FAULT PIN						
I _{FAULT}	Fault Pull-down Current	V _{IN} = 12V	12	21	30	μΑ
V _{FAULT}	Fault Clamp Voltage with Respect to V _{IN}	V _{IN} = 12, V _{IN} - V _{FAULT}	6	7	8.3	٧
LXstart_thres	LX Start-up Threshold		0.9		1.2	٧
ILX _{Startup}	LX Start-up Current	VDC = 5.0V	1	3.5	5	mA

NOTES:

8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

100

9. At maximum V_{IN} of 26.5V, minimum V_{OUT} is 28V. Minimum V_{OUT} can be lower at lower V_{IN} .

Typical Performance Curves




FIGURE 3. EFFICIENCY vs UP TO 20mA LED CURRENT (100% LED DUTY CYCLE) vs V_{IN}




FIGURE 4. EFFICIENCY vs UP TO 30mA LED CURRENT (100% LED DUTY CYCLE) vs V_{IN}




FIGURE 5. EFFICIENCY vs $V_{\mbox{\scriptsize IN}}$ vs SWITCHING FREQUENCY AT 20mA (100% LED DUTY CYCLE)




FIGURE 6. EFFICIENCY vs \mathbf{V}_{IN} vs SWITCHING FREQUENCY AT 30mA (100% LED DUTY CYCLE)

Typical Performance Curves (Continued)




FIGURE 7. EFFICIENCY vs V_{IN} vs TEMPERATURE AT 20mA (100% LED DUTY CYCLE)




FIGURE 8. CHANNEL-TO-CHANNEL CURRENT MATCHING




FIGURE 9. CURRENT LINEARITY vs LOW LEVEL PWM DIMMING DUTY CYCLE vs $V_{\rm IN}$




FIGURE 10. V_{HEADROOM} vs V_{IN} AT 20mA




FIGURE 11. V_{OUT} RIPPLE VOLTAGE, V_{IN} = 12V, 6P12S AT 20mA/CHANNEL




FIGURE 12. IN-RUSH and LED CURRENT AT V_{IN} = 6V FOR 6P12S AT 20mA/CHANNEL

Typical Performance Curves (Continued)





FIGURE 13. IN-RUSH AND LED CURRENT AT V_{IN} = 12V FOR 6P12S AT 20mA/CHANNEL






FIGURE 15. LINE REGULATION WITH $V_{\rm IN}$ CHANGE FROM 26V TO 6V FOR 6P12S AT 20mA/CHANNEL




FIGURE 16. LOAD REGULATION WITH I_{LED} CHANGE FROM 0% TO 100% PWM DIMMING, V_{IN} = 12V, 6P12S AT 20mA/CHANNEL




FIGURE 17. LOAD REGULATION WITH ILED CHANGE FROM 100% TO 0% PWM DIMMING, $V_{\rm IN}$ = 12V, 6P12S AT 20mA/CHANNEL




FIGURE 18. ISL97672A SHUTS DOWN AND STOPS SWITCHING ~30ms AFTER EN GOES LOW

Typical Performance Curves (Continued)



FIGURE 19. MINIMUM DIMMING LINEARITY AT 200Hz

Theory of Operation

PWM Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED stack with the highest forward voltage drop to run at the programmed current. The ISL97672A employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for notebook backlight applications in which drained batteries can be instantly changed to an AC/DC adapter without noticeable visual disturbance. The number of LEDs that can be driven by ISL97672A depends on the type of LED chosen in the application. The ISL97672A is capable of boosting up to 45V and typically driving 13 LEDs in series for each of the 8 channels, enabling a total of 104 pieces of the 3.2V/20mA type of LEDs.

Enable

The Enable pin is used to enable the device. If there is no signal for longer than 28ms, the device enters shutdown. The Enable pin should not float. If it does, a 10k or higher pull-down resistor should be added.

OVP and **V**_{OUT}

The Overvoltage Protection (OVP) pin has a function of setting the overvoltage trip level as well as limiting the V_{OUT} regulation range.

The ISL97672A OVP threshold is set by $\rm R_{UPPER}$ and $\rm R_{LOWER}$ such that:

 V_{OUT} _ovp = 1.21V * $(R_{UPPER} + R_{LOWER})/R_{LOWER}$

Allowable $V_{OUT} = 61\%$ to 100% of V_{OUT} _ovp

if, for example, 10 LEDs are used with the worst-case \mathbf{V}_{OUT} of 35V.

If R_1 and R_2 are chosen such that the OVP level is set at 40V, then V_{OUT} is allowed to operate between 24.4V and 40V. If the V_{OUT} requirement is changed to an application of six LEDs of 21V,




FIGURE 20. MINIMUM DIMMING LINEARITY AT 20kHz

then the OVP level must be reduced. Users should follow the V_{OUT} = (61% ~100%) OVP level requirement; otherwise, the headroom control will be disturbed such that the channel voltage can be much higher than expected. This can sometimes prevent the driver from operating properly.

The ratio of the OVP capacitors should be the inverse of the OVP resistors. For example, if $R_{UPPER}/R_{LOWER} = 33/1$, then $C_{UPPER}/C_{LOWER} = 1/33$ with $C_{UPPER} = 100$ pF and $C_{LOWER} = 3.3$ nF.

Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in Figure 21.

The LED peak current is set by translating the R_{SET} current to the output, with a scaling factor of $401.8/R_{SET}$. The source terminals of the current source MOSFETs are designed to run at 500 mV to optimize power loss versus accuracy requirements. The sources of errors of the channel-to-channel current matching come from the op amp's offset, internal layout, and reference, and these parameters are optimized for current matching and absolute current accuracy. The absolute accuracy is also determined by the external R_{SET} . A 1% tolerance resistor should be used.




FIGURE 21. SIMPLIFIED CURRENT SOURCE CIRCUIT

Dynamic Headroom Control

The ISL97672A features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or effectively the lowest voltage from any of the CH0 through CH5 pins. When this lowest channel voltage is lower than the short-circuit threshold, V_{SC} , this voltage is used as the feedback signal for the boost regulator. The boost adjusts the output to the correct level such that the lowest channel pin is at the target headroom voltage. Since all LED stacks are connected to the same output voltage, the other channel pins will have a higher voltage, but the regulated current source circuit on each channel ensures that each channel has the same current. The output voltage regulates cycle by cycle, and it is always referenced to the highest forward voltage string in the architecture.

Dimming Controls

The ISL97672A allows two ways of controlling the LED current, and therefore, the brightness. They are:

- 1. DC current adjustment
- 2. PWM chopping of the LED current defined in Step 1.

MAXIMUM DC CURRENT SETTING

The initial brightness should be set by choosing an appropriate value for R_{SET} . This should be chosen to fix the maximum possible LED current:

$$I_{LEDmax} = \frac{401.8}{R_{SET}}$$
 (EQ. 1)

For example, if the maximum required LED current (I_{LED(max)}) is 20mA, rearranging Equation 1 yields Equation 2:

$$R_{SFT} = 401.8/0.02 = 20.1k\Omega$$
 (EQ. 2)

PWM CURRENT CONTROL

The ISL97672A employs direct PWM dimming such that the output PWM dimming follows directly with the input PWM signal without modifying the input frequency. The average LED current of each channel can be calculated as shown in Equation 3:

$$I_{LED(ave)} = I_{LED} \times PWM$$
 (EQ. 3)

Switching Frequency

The boost switching frequency can be adjusted by a resistor as shown in Equation 4:

$$f_{SW} = \frac{(5 \times 10^{10})}{R_{FSW}}$$
 (EQ. 4)

where F_{SW} is the desirable boost switching frequency, and R_{FSW} is the setting resistor.

5V Low Dropout Regulator

A 5V low dropout (LDO) regulator is present at the VDC pin to develop the necessary low-voltage supply, which is used by the chip's internal control circuitry. Because VDC is an LDO pin, it requires a bypass capacitor of $1\mu F$ or more for the regulation. The VDC pin can be used as a coarse reference as long as it is sourcing only a few milliamps.

Power-Up Sequencing, Soft-Start, and Fault Management

To reduce in-rush current as various bulk capacitors charge up, the ISL97672A includes circuits to manage input current draw during normal start-up. The ISL97672A also detects several external fault conditions and acts to limit fault energy and prevent continued start-up while detected faults exist. Optionally, an external high-side PFET can be fitted in series with VIN. The ISL97672A turns this fault protection PFET off in the event of a short fault to ground in the boost converter. This action prevents damage to the system's main power supply in such an overload condition.

In-Rush Control and Soft-Start

The ISL97672A has separate, built-in, independent in-rush control and soft-start functions. The in-rush control function is built around the short-circuit protection FET and is only available in applications that include this device. At start-up, the fault protection FET is turned on slowly due to a 30µA pull-down current output from the FAULT pin. This discharges the fault FET's gate-source capacitance, turning on the FET in a controlled fashion. As this happens, the output capacitor is charged slowly through the low-current FET before it becomes fully enhanced. This results in a low in-rush current. This current can be further reduced by adding a capacitor (in the 1nF to 5nF range) across the gate source terminals of the FET.

Once the chip detects that the fault protection FET is turned on fully, it assumes that in-rush is complete. At this point, the boost regulator begins to switch, and the current in the inductor ramps up. The current in the boost power switch is monitored, and switching is terminated in any cycle in which the current exceeds the current limit. The ISL97672A includes a soft-start feature in which this current limit starts at a low value (275mA). This value is stepped up to the final 2.2A current limit in seven additional steps of 275mA each. These steps happen over at least 8ms and are extended at low LED PWM frequencies if the LED duty cycle is low. This extension allows the output capacitor to charge to the required value at a low current limit and prevents high input current for systems that have only a low to medium output current requirement.

For systems with no master fault protection FET, the in-rush current flows towards C_{OUT} when V_{IN} is applied. The in-rush current is determined by the ramp rate of V_{IN} and the values of C_{OUT} and $L. \label{eq:course}$

Fault Protection and Monitoring

The ISL97672A features extensive protection functions to cover all perceivable failure conditions. The /FLAG pin is a latched open-drain output that monitors string open, LED short, V_{OUT} short, and overvoltage and over-temperature conditions. This pin resets only when input power is recycled or the part is re-enabled.

The failure mode of an LED can be either an open circuit or a short. The behavior of an open-circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a Zener diode, which is integrated into the device in parallel with the now-opened LED.

For basic LEDs (which do not have built-in Zener diodes), an open-circuit failure of an LED results only in the loss of one channel of LEDs, without affecting other channels. Similarly, a short-circuit condition on a channel that results in that channel being turned off does not affect other channels unless a similar fault is occurring.

Due to the lag in boost response to any load change at its output, certain transient events (such as LED current steps or significant step changes in LED duty cycle) can transiently look like LED fault modes. The ISL97672A uses feedback from the LEDs to determine when it is in a stable operating region and prevents apparent faults during these transient events from allowing any of the LED stacks to fault out. See Table 1 for details.

A fault condition that results in an input current that exceeds the device's electrical limits will result in a shutdown of all output channels.

Short-Circuit Protection (SCP)

The short-circuit detection circuit monitors the voltage on each channel and disables faulty channels that are above approximately 7.5V (this action is described in Table 1 on page 12).

Open-Circuit Protection (OCP)

When one of the LEDs becomes an open circuit, it can behave as either an infinite resistance or as a gradually increasing finite resistance. The ISL97672A monitors the current in each channel such that any string that reaches the intended output current is considered "good." Should the current subsequently fall below the target, the channel is considered an "open circuit." Furthermore, should the boost output of the ISL97672A reach the OVP limit, or should the lower over-temperature threshold be reached, all channels that are not good are immediately considered to be open circuit. Detection of an open circuit channel results in a time-out before the affected channel is disabled. This time-out is sped up when the device is above the lower over-temperature threshold, in an attempt to prevent the upper over-temperature trip point from being reached.

Some users employ special types of LEDs that have a Zener diode structure in parallel with the LED. This configuration provides ESD enhancement and enables open-circuit operation. When this type of LED is open circuited, the effect is as if the LED forward voltage has increased but the lighting level has not increased. Any affected string will not be disabled, unless the failure results in the boost OVP limit being reached, which allows all other LEDs in the string to remain functional. In this case, care should be taken that the boost OVP limit and SCP limit are set properly, to ensure that multiple failures on one string do not cause all other good channels to fault out. This condition could arise if the increased forward voltage of the faulty channel makes all other channels look as if they have LED shorts. See Table 1 for details of responses to fault conditions.

Overvoltage Protection (OVP)

The integrated OVP circuit monitors the output voltage and keeps the voltage at a safe level. The OVP threshold is set as shown in Equation 5:

$$\label{eq:ovp} \text{OVP} = \text{1.21V} \times (\text{R}_{\text{UPPER}} + \text{R}_{\text{LOWER}}) / \text{R}_{\text{LOWER}} \tag{EQ. 5}$$

The resistors should be large, to minimize power loss. For example, a $1 \text{M}\Omega$ R_{UPPER} and a $30 \text{k}\Omega$ R_{LOWER} sets OVP to 41.2V. Large OVP resistors also allow C_{OUT} to discharge slowly during the PWM Off time. Parallel capacitors should also be placed across the OVP resistors such that $R_{\text{UPPER}}/R_{\text{LOWER}} = C_{\text{LOWER}}/C_{\text{UPPER}}.$ Using a C_{UPPER} value of at least 30pF is recommended. These capacitors reduce the AC impedance of the OVP node, which is important when using high-value resistors.

Undervoltage Lock-out

If the input voltage falls below the UVLO level of 2.45V, the device stops switching and is reset. Operation restarts only when V_{IN} returns to the normal operating range.

Input Overcurrent Protection

During a normal switching operation, the current through the internal boost power FET is monitored. If the current exceeds the current limit, the internal switch is turned off. Monitoring occurs on a cycle-by-cycle basis in a self-protecting way.

Additionally, the ISL97672A monitors the voltage at the LX and OVP pins. At start-up, the LX pins inject a fixed current into the output capacitor. The device does not start unless the voltage at LX exceeds 1.2V. The OVP pin is also monitored such that if it rises above and subsequently falls below 20% of the target OVP level, the input protection FET is also switched off.

Over-Temperature Protection (OTP)

The ISL97672A includes two over-temperature thresholds. The lower threshold is set to $\pm 130\,^{\circ}$ C. When this threshold is reached, any channel that is outputting current at a level significantly below the regulation target is treated as "open circuit" and is disabled after a time-out period. This time-out period is reduced to 800μ s when it is above the lower threshold. The lower threshold isolates and disables bad channels before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to +150°C. Each time this threshold is reached, the boost stops switching, and the output current sources switch off. Once the device has cooled to approximately +100°C, the device restarts, with the DC LED current level reduced to 75% of the initial setting. If dissipation persists, subsequent hitting of the limit causes identical behavior, with the current reduced in steps to 50% and finally 25%. Unless disabled via the EN pin, the device stays in an active state throughout.

For complete details of fault protection conditions, see Figure 22 and Table 1.




FIGURE 22. SIMPLIFIED FAULT PROTECTIONS

TABLE 1. PROTECTIONS TABLE

CASE	FAILURE MODE	DETECTION MODE	FAILED CHANNEL ACTION	GOOD CHANNEL ACTION	V _{OUT} REGULATED BY
1	CHO short circuit	Upper Over-Temperature Protection limit (OTP) not triggered, and CHO < 7.5V	CHO ON and burns power.	CH1 through CH5 Normal	Highest VF of CH1 through CH5
2	CHO short circuit	Upper OTP triggered, but VCH0 < 7.5V	All channels go off until chip cools, and then come back on with current reduced to 76%. Subsequent OTP triggers further reduce I _{OUT} .	Same as CH0	Highest VF of CH1 through CH5
3	CHO short circuit	Upper OTP not triggered, but CHO > 7.5V	CH1 disabled after six PWM cycle time-outs.	CH1 through CH5 Normal	Highest VF of CH1 through CH5
4	CHO open circuit with infinite resistance	Upper OTP not triggered, and CH0 < 7.5V	V _{OUT} ramps to OVP. CH1 times out after six PWM cycles and switches off. V _{OUT} drops to normal level.	CH1 through CH5 Normal	Highest VF of CH1 through CH5
5	CHO LED open circuit but has paralleled Zener	Upper OTP not triggered, and CHO < 7.5V	CH1 remains ON and has highest VF; thus, V _{OUT} increases.	CH1 through CH5 ON, Q1 through Q5 burn power	VF of CHO

TABLE 1. PROTECTIONS TABLE (Continued)

CASE	FAILURE MODE	DETECTION MODE	FAILED CHANNEL ACTION	GOOD CHANNEL ACTION	V _{OUT} REGULATED BY
6	CHO LED open circuit but has paralleled Zener	Upper OTP triggered, but CH0 < 7.5V	All channels go off until chip cools, and then come back on with current reduced to 76%. Subsequent OTP triggers further reduce I _{OUT} .	Same as CH0	VF of CHO
7	CHO LED open circuit but has paralleled Zener	Upper OTP not triggered, but CHx > 7.5V	CHO remains ON and has highest VF; thus, V_{OUT} increases.	V _{OUT} increases, then CH-X switches OFF after six PWM cycles. This is an unwanted shut off and can be prevented by setting OVP at an appropriate level.	VF of CHO
8	Channel-to-channel ΔVF too high	Lower OTP triggered, but CHx < 7.5V	Any channel below the target current Remaining channels are driven with r	Highest VF of CH0 through CH5	
9	Channel-to-channel ΔVF too high	Upper OTP triggered, but CHx < 7.5V	All channels go off until chip cools an reduced to 76%. Subsequent OTP trig	Highest VF of CH0 through CH5	
10	Output LED stack voltage too high	V _{OUT} > VOVP	Any channel that is below the target co and V _{OUT} returns to normal regulation	Highest VF of CH0 through CH5	
11	V _{OUT} /LX shorted to GND at start-up, or V _{OUT} shorted in operation	LX current and timing monitored. OVP pins monitored for excursions below 20% of OVP threshold.	Chip is permanently shut down 31ms a GND.	after power-up if V _{OUT} /Lx is shorted to	

Component Selection

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On time is equal to the change of inductor current during the switching regulator Off time. As shown in Equations 6 and 7, since the voltage across an inductor is:

$$V_L = L \times \Delta I_L / \Delta t$$
 (EQ. 6)

and ΔI_L @ On = ΔI_L @ Off, therefore:

where D is the switching duty cycle defined by the turn-on time over the switching period. $V_{\rm D}$ is a Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for V_D gives the boost ratio and duty cycle, respectively, as shown in Equations 8 and 9:

$$V_0/V_1 = 1/(1-D)$$
 (EQ. 8)

$$D = (V_0 - V_1)/V_0$$
 (EQ. 9)

Input Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. The capacitors reduce interaction between the regulator and input supply, thus improving system stability. The high switching frequency of the loop causes almost all ripple current to flow into the input capacitor, which must be rated accordingly.

A capacitor with low internal series resistance should be chosen to minimize heating effects and to improve system efficiency. The X5R and X7R ceramic capacitors offer small size and a lower

value for temperature and voltage coefficient compared to other ceramic capacitors.

In boost mode, input current flows continuously into the inductor, with an AC ripple component proportional to the rate of inductor charging only. In this mode, smaller-value input capacitors may be used. An input capacitor of at least $10\mu F$ is recommended. Ensure that the voltage rating of the input capacitor is able to handle the full supply range.

Inductor

Inductor selection should be based on its maximum current (I_{SAT}) characteristics, power dissipation (DCR), EMI susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance, and stability.

Inductor maximum current capability must be adequate to handle the peak current in the worst-case condition. If an inductor core with too low a current rating is chosen, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak-to-average current level, poor efficiency, and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI-susceptible applications such as LED backlighting.

The peak current can be derived from the voltage across the inductor during the Off period, as shown in Equation 10:

$$\begin{split} \text{IL}_{\text{peak}} = \ & (\text{V}_0 \times \text{I}_0) / (85\% \times \text{V}_1) + \text{1/2} [\text{V}_1 \times (\text{V}_0 - \text{V}_1) / (\text{L} \times \text{V}_0 \times \text{f}_S)] \\ & (\text{EQ. 10}) \end{split}$$

The value of 85% is an average term for the efficiency approximation. The first term is average current that is inversely proportional to the input voltage. The second term is inductor

current change that is inversely proportional to L and f_S . As a result, for a given switching frequency and minimum input voltage at which the system operates, the inductor I_{SAT} must be chosen carefully. Usually, at a given inductor size, the larger the inductance, the higher the series resistance because of the extra winding of the coil. Thus, the higher the inductance, the lower the peak current capability. The ISL97672A current limit may also have to be considered.

Output Capacitors

The output capacitor smooths the output voltage and supplies load current directly during the conduction phase of the power switch. Output ripple voltage consists of the discharge of the output capacitor for I_{LPEAK} during FET On and the voltage drop due to flow through the ESR of the output capacitor. The ripple voltage can be shown as Equation 11:

$$\Delta V_{CO} = (I_0 / C_0 \times D / f_S) + ((I_0 \times ESR)$$
 (EQ. 11)

The conservation of charge principle shown in Equation 9 also indicates that, during the boost switch Off period, the output capacitor is charged with the inductor ripple current, minus a relatively small output current in boost topology. As a result, the user must select an output capacitor with low ESR and adequate input ripple current capability.

Output Ripple

The value of ΔV_{Co} can be reduced by increasing C_0 or f_S , or by using small ESR capacitors. In general, ceramic capacitors are the best choice for output capacitors in small- to medium-sized LCD backlight applications, due to their cost, form factor, and low ESR.

A larger output capacitor also eases driver response during the PWM dimming Off period, due to the longer sample and hold effect of the output drooping. The driver does not need to boost harder in the next On period that minimizes transient current. The output capacitor is also needed for compensation, and in general, 2x4.7µF/50V ceramic capacitors are suitable for notebook display backlight applications.

Schottky Diode

A high-speed rectifier diode is necessary to prevent excessive voltage overshoot, especially in the boost configuration. Schottky diodes are the preferred choice because of their low forward voltage and reverse leakage current, which minimize losses. Although the Schottky diode turns on only during the boost switch Off period, it carries the same peak current as the inductor, and therefore, a suitable current-rated Schottky diode must be used.

Applications

High-Current Applications

Each channel of the ISL97672A can support up to 30mA. For applications that need higher current, multiple channels can be grouped to achieve the desired current (Figure 23). For example, the cathode of the last LED can be connected to CH0 through CH2; this configuration can be treated as a single string with 90mA current driving capability.




FIGURE 23. GROUPING MULTIPLE CHANNELS FOR HIGH CURRENT APPLICATIONS

Low-Voltage Operations

The ISL97672A VIN pin can be separately biased from the LED power input to allow low-voltage operation. For systems that have only a single supply, V_{OUT} can be tied to the driver VIN pin to allow initial start-up (Figure 24). The circuit works as follows: when the input voltage is available and the device is not enabled, V_{OUT} follows V_{IN} with a Schottky diode voltage drop. The V_{OUT} bootstrapped to the VIN pin allows initial start-up, once the part is enabled. Once the driver starts up with V_{OUT} regulating to the target, the VIN pin voltage also increases. As long as V_{OUT} does not exceed 26.5V and the extra power loss on V_{IN} is acceptable, this configuration can be used for input voltage as low as 3.0V. The Fault Protection FET feature cannot be used in this configuration.

For systems that have dual supplies, the VIN pin can be biased from 5V to 12V, while input voltage can be as low as 2.7V (Figure 25). In this configuration, VBIAS must be greater than or equal to VIN to use the fault FET.




FIGURE 24. SINGLE SUPPLY 3.0V OPERATION




FIGURE 25. DUAL SUPPLY 2.7V OPERATION

Compensation

The ISL97672A has two main elements in the system: the Current Mode Boost Regulator, and the op amp-based, multi-channel current sources. The ISL97672A incorporates a transconductance amplifier in its feedback path to allow the user better regulation and some level of adjustment on the transient response. The ISL97672A uses current mode control architecture, which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not

require any compensation, but for stable operation, the slow voltage loop must be compensated. The compensation network is a series Rc, Cc1 network from COMP pin to ground, with an optional Cc2 capacitor connected to the COMP pin. The Rc sets the high-frequency integrator gain for fast transient response, and the Cc1 sets the integrator zero to ensure loop stability. For most applications, Rc is in the range of 15k Ω , and Cc1 is in the range of 2.2nF. Depending upon the PCB layout, for stability, a Cc2 in the range of 47pF may be needed to create a pole to cancel the output capacitor ESR's zero effect.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
April 13, 2011	FN7710.2	Pg. 5, Electrical Specifications table: for V _{RSET} parameter, changed units from mV to V.
March 24, 2011	FN7710.1	Initial Release to web

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL97672A

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


intersil

Package Outline Drawing


L20.3x4 20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 3/10









TYPICAL RECOMMENDED LAND PATTERN





NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.



The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.