

# CY7C1410KV18, CY7C1425KV18 CY7C1412KV18, CY7C1414KV18

# 36-Mbit QDR<sup>®</sup> II SRAM 2-Word Burst Architecture

#### **Features**

- Separate independent read and write data ports

  □ Supports concurrent transactions
- 333 MHz clock for high bandwidth
- 2-word burst on all accesses
- Double data rate (DDR) Interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz
- Two input clocks (K and K) for precise DDR timing

  □ SRAM uses rising edges only
- Two input clocks for output data (C and  $\overline{C}$ ) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Single multiplexed address input bus latches address inputs for both read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- QDR<sup>®</sup> II operates with 1.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to QDR I device with 1 cycle read latency when DOFF is asserted LOW
- Available in × 8, × 9, × 18, and × 36 configurations
- Full data coherency, providing most current data
- Core  $V_{DD}$  = 1.8 V (±0.1 V); I/O  $V_{DDQ}$  = 1.4 V to  $V_{DD}$  

  □ Supports both 1.5 V and 1.8 V I/O supply
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free Packages
- Variable drive HSTL output buffers
- JTAG 1149.1 compatible test access port
- Phase locked loop (PLL) for accurate data placement

# ■ Phase locked loop (F Selection Guide

# Configurations

CY7C1410KV18 – 4 M × 8

CY7C1425KV18 – 4 M × 9 CY7C1412KV18 – 2 M × 18

0170111210110 21111110

CY7C1414KV18 – 1 M × 36 Functional Description

### The CY7C1410KV18, CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 are 1.8 V synchronous pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II architecture has separate data inputs and data outputs to completely eliminate the need to "turnaround" the data bus that exists with common I/O devices. Access to each port is through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with two 8-bit words (CY7C1410KV18), 9-bit words (CY7C1425KV18), 18-bit words (CY7C1412KV18), or 36-bit words (CY7C1414KV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the

Depth expansion is accomplished with port selects, which enables each port to operate independently.

device on every rising edge of both input clocks (K and K and C

and  $\overline{C}$ ), memory bandwidth is maximized while simplifying

system design by eliminating bus turnarounds.

All synchronous inputs pass through input registers controlled by the K or  $\overline{K}$  input clocks. All data outputs pass through output registers controlled by the C or  $\overline{C}$  (or K or  $\overline{K}$  in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

Description		333 MHz	300 MHz	250 MHz	200 MHz	167 MHz	Unit
Maximum operating frequency	333	300	250	200	167	MHz	
Maximum operating current	× 8	730	680	590	510	450	mA
	730	680	590	510	450		
	× 18	750	700	610	520	460	
	× 36	910	850	730	620	540	

Cypress Semiconductor Corporation
Document Number: 001-57825 Rev. \*D


198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600


Revised February 25, 2011



# Logic Block Diagram (CY7C1410KV18)




# Logic Block Diagram (CY7C1425KV18)







# Logic Block Diagram (CY7C1412KV18)



# Logic Block Diagram (CY7C1414KV18)







# **Contents**

Pin Configuration	5
165-ball FBGA (13 × 15 × 1.4 mm) Pinout	5
Pin Definitions	
Functional Overview	9
Read Operations	9
Write Operations	9
Byte Write Operations	9
Single Clock Mode	9
Concurrent Transactions	9
Depth Expansion	9
Programmable Impedance	9
Echo Clocks	10
PLL	10
Application Example	10
Truth Table	
Write Cycle Descriptions	11
Write Cycle Descriptions	12
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port—Test Clock	
Test Mode Select (TMS)	
Test Data-In (TDI)	
Test Data-Out (TDO)	
Performing a TAP Reset	
TAP Registers	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Electrical Characteristics	16

TAP AC Switching Characteristics	17
TAP Timing and Test Conditions	17
Identification Register Definitions	18
Scan Register Sizes	18
Instruction Codes	18
Boundary Scan Order	19
Power Up Sequence in QDR II SRAM	20
Power Up Sequence	20
PLL Constraints	
Maximum Ratings	
Operating Range	
Neutron Soft Error Immunity	
Electrical Characteristics	
DC Electrical Characteristics	
AC Electrical Characteristics	
Capacitance	
Thermal Resistance	
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	32



# **Pin Configuration**

The pin configurations for CY7C1410KV18, CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 follow. [1]

# 165-ball FBGA (13 × 15 × 1.4 mm) Pinout CY7C1410KV18 (4 M × 8)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	WPS	NWS <sub>1</sub>	K	NC/144M	RPS	Α	Α	CQ
В	NC	NC	NC	Α	NC/288M	K	NWS <sub>0</sub>	Α	NC	NC	Q3
С	NC	NC	NC	V <sub>SS</sub>	Α	Α	Α	V <sub>SS</sub>	NC	NC	D3
D	NC	D4	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	Q4	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	D2	Q2
F	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
G	NC	D5	Q5	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
Н	DOFF	$V_{REF}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q1	D1
K	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
L	NC	Q6	D6	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q0
М	NC	NC	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	D0
N	NC	D7	NC	V <sub>SS</sub>	Α	Α	Α	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	Q7	Α	Α	С	Α	Α	NC	NC	NC
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI

## CY7C1425KV18 (4 M × 9)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	WPS	NC	K	NC/144M	RPS	Α	Α	CQ
В	NC	NC	NC	А	NC/288M	K	BWS <sub>0</sub>	Α	NC	NC	Q4
С	NC	NC	NC	V <sub>SS</sub>	Α	Α	Α	V <sub>SS</sub>	NC	NC	D4
D	NC	D5	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	Q5	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	D3	Q3
F	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
G	NC	D6	Q6	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
Н	DOFF	$V_{REF}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	Q2	D2
K	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
L	NC	Q7	D7	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q1
М	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	NC	D1
N	NC	D8	NC	V <sub>SS</sub>	Α	Α	Α	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	Q8	Α	Α	С	Α	Α	NC	D0	Q0
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI

#### Note

Document Number: 001-57825 Rev. \*D Page 5 of 32

<sup>1.</sup> NC/72M, NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.



# Pin Configuration (continued)

The pin configurations for CY7C1410KV18, CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 follow.<sup>[1]</sup>

# 165-ball FBGA (13 × 15 × 1.4 mm) Pinout CY7C1412KV18 (2 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	Α	WPS	BWS <sub>1</sub>	K	NC/288M	RPS	Α	NC/72M	CQ
В	NC	Q9	D9	Α	NC	K	BWS <sub>0</sub>	Α	NC	NC	Q8
С	NC	NC	D10	$V_{SS}$	Α	Α	Α	$V_{SS}$	NC	Q7	D8
D	NC	D11	Q10	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	NC	NC	D7
E	NC	NC	Q11	$V_{\mathrm{DDQ}}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	D6	Q6
F	NC	Q12	D12	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	Q5
G	NC	D13	Q13	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	D5
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	NC	NC	D14	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q4	D4
K	NC	NC	Q14	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	D3	Q3
L	NC	Q15	D15	$V_{\mathrm{DDQ}}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q2
М	NC	NC	D16	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	NC	Q1	D2
N	NC	D17	Q16	V <sub>SS</sub>	Α	Α	Α	V <sub>SS</sub>	NC	NC	D1
Р	NC	NC	Q17	Α	Α	С	Α	Α	NC	D0	Q0
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI

# CY7C1414KV18 (1 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	NC/72M	WPS	BWS <sub>2</sub>	K	BWS <sub>1</sub>	RPS	Α	NC/144M	CQ
В	Q27	Q18	D18	Α	BWS <sub>3</sub>	K	BWS <sub>0</sub>	Α	D17	Q17	Q8
С	D27	Q28	D19	V <sub>SS</sub>	Α	Α	Α	$V_{SS}$	D16	Q7	D8
D	D28	D20	Q19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	Q16	D15	D7
E	Q29	D29	Q20	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	Q15	D6	Q6
F	Q30	Q21	D21	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	D14	Q14	Q5
G	D30	D22	Q22	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q13	D13	D5
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	D31	Q31	D23	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	D12	Q4	D4
K	Q32	D32	Q23	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q12	D3	Q3
L	Q33	Q24	D24	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	D11	Q11	Q2
М	D33	Q34	D25	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	D10	Q1	D2
N	D34	D26	Q25	$V_{SS}$	Α	Α	Α	$V_{SS}$	Q10	D9	D1
Р	Q35	D35	Q26	Α	Α	С	Α	Α	Q9	D0	Q0
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI



# **Pin Definitions**

Pin Name	I/O	Pin Description
D <sub>[x:0]</sub>	Input- synchronous	Data input signals. Sampled on the rising edge of K and $\overline{K}$ clocks during valid write operations. CY7C1410KV18 – D <sub>[7:0]</sub> CY7C1425KV18 – D <sub>[8:0]</sub> CY7C1412KV18 – D <sub>[17:0]</sub> CY7C1414KV18 – D <sub>[35:0]</sub>
WPS	Input- synchronous	Write port select – active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$ .
NWS <sub>0</sub> , NWS <sub>1</sub>	Input- synchronous	Nibble write select 0, 1 – active LOW (CY7C1410KV18 only). Sampled on the rising edge of the K and K clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. $\frac{\text{NWS}_0}{\text{NWS}_0} = \frac{1}{3:0} \text{ and } \frac{1}{\text{NWS}_1} = \frac{1}{3:0} \text{ and } \frac{1}{\text{NWS}_1} = \frac{1}{3:0} = \frac{1}{3:0} \text{ and } \frac{1}{\text{NWS}_1} = \frac{1}{3:0} = $
BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub>	Input- synchronous	Byte write select 0, 1, 2, and 3 – active LOW. Sampled on the rising edge of the K and $\overline{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1425KV18 – $\overline{BWS}_0$ controls $D_{[8:0]}$ and $\overline{BWS}_1$ controls $D_{[17:9]}$ CY7C1412KV18 – $\overline{BWS}_0$ controls $D_{[8:0]}$ and $\overline{BWS}_1$ controls $D_{[17:9]}$ , $\overline{BWS}_2$ controls $D_{[26:18]}$ and $\overline{BWS}_3$ controls $D_{[35:27]}$ . All the byte write selects are sampled on the same edge as the data. Deselecting a byte write select ignores the corresponding byte of data and it is not written into the device.
A	Input- synchronous	Address inputs. Sampled on the rising edge of the K (read address) and $\overline{K}$ (write address) clocks during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 4 M × 8 (2 arrays each of 2 M × 8) for CY7C1410KV18, 4 M × 9 (2 arrays each of 2 M × 9) for CY7C1425KV18, 2 M × 18 (2 arrays each of 1 M × 18) for CY7C1412KV18, and 1 M × 36 (2 arrays each of 512 K × 36) for CY7C1414KV18. Therefore, only 21 address inputs are needed to access the entire memory array of CY7C1410KV18 and CY7C1425KV18, 20 address inputs for CY7C1412KV18, and 19 address inputs for CY7C1414KV18. These inputs are ignored when the appropriate port is deselected.
Q <sub>[x:0]</sub>	Output- synchronous	<b>Data output signals</b> . These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of the C and $\overline{C}$ clocks during read operations, or K and $\overline{K}$ when in single clock mode. When the read port is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C1410KV18 – $Q_{[7:0]}$ CY7C1425KV18 – $Q_{[8:0]}$ CY7C1412KV18 – $Q_{[17:0]}$ CY7C1414KV18 – $Q_{[35:0]}$
RPS	Input- synchronous	Read port select – active LOW. Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tristated following the next rising edge of the C clock. Each read access consists of a burst of two sequential transfers.
С	Input clock	<b>Positive input clock for output data</b> . C is used in conjunction with $\overline{C}$ to clock out the read data from the device. Use C and $\overline{C}$ together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 10 for further details.
C	Input clock	<b>Negative input clock for output data</b> . $\overline{C}$ is used in conjunction with C to clock out the read data from the device. Use C and $\overline{C}$ together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 10 for further details.
K	Input clock	<b>Positive input clock input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
K	Input clock	Negative input clock input. $\overline{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.



# Pin Definitions (continued)

Pin Name	I/O	Pin Description
CQ	Echo clock	<b>CQ</b> referenced with respect to <b>C</b> . This is a free running clock and is synchronized to the input clock for output data (C) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 25.
CQ	Echo clock	CQ referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in the Switching Characteristics on page 25.
ZQ	Input	Output impedance <u>matching</u> input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, connect this pin directly to $V_{DDQ}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	<b>PLL turn off</b> – <b>active LOW</b> . Connecting this pin to ground turns off the PLL inside the device. The timing in the operation with the PLL turned off differs from those listed in this data sheet. For normal operation, connect this pin to a pull up through a 10 K $\Omega$ or less pull-up resistor. The device behaves in QDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.
TDO	Output	TDO for JTAG.
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/72M	Input	Not connected to the die. Can be tied to any voltage level.
NC/144M	Input	Not connected to the die. Can be tied to any voltage level.
NC/288M	Input	Not connected to the die. Can be tied to any voltage level.
V <sub>REF</sub>	Input- reference	Reference voltage input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the device.
$V_{\mathrm{DDQ}}$	Power supply	Power supply inputs for the outputs of the device.

Document Number: 001-57825 Rev. \*D Page 8 of 32



### **Functional Overview**

The CY7C1410KV18, CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 are synchronous pipelined burst SRAMs with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II completely eliminates the need to turn around the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of two 8-bit data transfers in the case of CY7C1410KV18, two 9-bit data transfers in the case of CY7C1425KV18, and two 36-bit data transfers in the case of CY7C1412KV18, and two 36-bit data transfers in the case of CY7C1414KV18 in one clock cycle.

This device operates with a read latency of one and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to  $V_{SS}$  then the device behaves in QDR I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and  $\overline{K}$ ) and all output timing is referenced to the output clocks (C and  $\overline{C}$ , or K and  $\overline{K}$  when in single clock mode).

All synchronous data inputs  $(D_{[x:0]})$  pass through input registers controlled by the input clocks (K and K). All synchronous data outputs  $(Q_{[x:0]})$  pass through output registers controlled by the rising edge of the output clocks (C and  $\overline{C}$ , or K and  $\overline{K}$  when in single clock mode).

All synchronous control ( $\overline{RPS}$ ,  $\overline{WPS}$ ,  $\overline{BWS}_{[x:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ).

CY7C1412KV18 is described in the following sections. The same basic descriptions apply to CY7C1410KV18, CY7C1425KV18, and CY7C1414KV18.

#### Read Operations

The CY7C1412KV18 is organized internally as two arrays of 1 M × 18. Accesses are completed in a burst of two sequential  $\underline{18\text{-bit}}$  data words. Read operations are initiated by asserting RPS active at the rising edge of the positive input clock (K). The address is latched on the rising edge of the K clock. The address presented to the address inputs is stored in the read address register. Following the next K clock rise, the corresponding  $\underline{\text{lowest}}$  order 18-bit word of data is driven onto the  $\underline{\text{Q}}_{[17:0]}$  using  $\underline{\text{C}}$  as the output timing reference. On the subsequent rising edge of C, the next 18-bit data word is driven onto the  $\underline{\text{Q}}_{[17:0]}$ . The requested data is valid  $\underline{\text{0.45}}$  ns from the rising edge of the output clock (C and  $\underline{\text{C}}$  or K and  $\underline{\text{K}}$  when in single clock mode).

Synchronous internal circuitry automatically tristates the outputs following the next rising edge of the output clocks  $(C/\overline{C})$ . This enables for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

#### Write Operations

Write operations are initiated by asserting  $\overline{WPS}$  active at the rising edge of the positive input clock (K). On the same K clock rise the data presented to  $D_{[17:0]}$  is latched and stored into the

lower 18-bit write data register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock (K), the address is latched and the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location.

When deselected, the write port ignores all inputs after the pending write operations are completed.

#### **Byte Write Operations**

Byte write operations are supported by the CY7C1412KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS<sub>0</sub> and BWS<sub>1</sub>, which are sampled with each set of 18-bit data words. Asserting the appropriate byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, or write operations to a byte write operation.

### **Single Clock Mode**

The CY7C1410KV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and  $\overline{K}$ ) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the  $K/\overline{K}$  and  $C/\overline{C}$  clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and  $\overline{C}$  HIGH at power on. This function is a strap option and not alterable during device operation.

#### **Concurrent Transactions**

The read and write ports on the CY7C1412KV18 operate completely independently of one another. As each port latches the address inputs on different clock edges, the user can read or write to any location, regardless of the transaction on the other port. The user can start reads and writes in the same clock cycle. If the ports access the same location at the same time, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

#### **Depth Expansion**

The CY7C1412KV18 has a port select input for each port. This enables for easy depth expansion. Both port selects are sampled on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

# Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of  $\pm 15\%$  is between 175  $\Omega$  and 350  $\Omega$ , with V<sub>DDQ</sub> = 1.5 V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

Document Number: 001-57825 Rev. \*D Page 9 of 32



### **Echo Clocks**

Echo clocks are provided on the QDR II to simplify data capture on high speed systems. Two echo clocks are generated by the QDR II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the QDR II. In the single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 25.


### **PLL**

These chips use a PLL which is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 20  $\mu s$  of stable clock. The PLL can\_also be reset by slowing or stopping the input clocks K and  $\overline{K}$  for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20  $\mu s$  after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time).

# **Application Example**

Figure 1 shows two QDR II used in an application.

Figure 1. Application Example





# Truth Table

The truth table for CY7C1410KV18, CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 follow. [2, 3, 4, 5, 6, 7]

Operation	K	RPS	WPS	DQ	DQ
Write cycle: Load address on the rising edge of K; input write data on K and K rising edges.	L-H	X	L	D(A + 0) at K(t) ↑	D(A + 1) at $\overline{K}(t) \uparrow$
Read cycle: Load address on the rising edge of K; wait one and a half cycle; read data on C and C rising edges.	L-H	L	X	Q(A + 0) at $\overline{C}(t + 1) \uparrow$	Q(A + 1) at C(t + 2) 1
NOP: No operation	L-H	Н		- ::	D = X Q = high Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state

# **Write Cycle Descriptions**

The write cycle description table for CY7C1410KV18 and CY7C1412KV18 follow. [2, 8]

BWS <sub>0</sub> / NWS <sub>0</sub>	BWS <sub>1</sub> / NWS <sub>1</sub>	K	ĸ	Comments
L	Г	L-H	ı	During the data portion of a write sequence : CY7C1410KV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device. CY7C1412KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	1	L-H	During the data portion of a write sequence : CY7C1410KV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device. CY7C1412KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	П	L–H	ı	During the data portion of a write sequence : CY7C1410KV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1412KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	1	L–H	During the data portion of a write sequence : CY7C1410KV18 – only the lower nibble $(D_{[3:0]})$ is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1412KV18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H	-	During the data portion of a write sequence : CY7C1410KV18 – only the upper nibble $(D_{[7:4]})$ is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1412KV18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	-	L–H	During the data portion of a write sequence : CY7C1410KV18 – only the upper nibble $(D_{[7:4]})$ is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1412KV18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	ı	L–H	No data is written into the devices during this portion of a write operation.

- 2. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
- 3. Device powers up deselected with the outputs in a tristate condition.
- 4. "A" represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
- 5. "t" represents the cycle at which a read/write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the "t" clock cycle.

  6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.

  7. Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging

- 8. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS<sub>0</sub>, NWS<sub>1</sub>, BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Document Number: 001-57825 Rev. \*D Page 11 of 32



# Write Cycle Descriptions

The write cycle description table for CY7C1425KV18 follow. [9, 10]

BWS <sub>0</sub>	K	K	
L	L–H	-	During the data portion of a write sequence, the single byte (D <sub>[8:0]</sub> ) is written into the device.
L	-	L–H	During the data portion of a write sequence, the single byte (D <sub>[8:0]</sub> ) is written into the device.
Н	L–H	-	No data is written into the device during this portion of a write operation.
Н	_	L–H	No data is written into the device during this portion of a write operation.

# **Write Cycle Descriptions**

The write cycle description table for CY7C1414KV18 follow. [9, 10]

BWS <sub>0</sub>	BWS₁	BWS <sub>2</sub>	BWS <sub>3</sub>	K	ĸ	Comments
DVV30	DVV31	D1132	DVV33	I.	1	Comments
L	L	L	L	L–H	_	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	_	L–H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Н	Н	Н	L–H	-	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	Н	Н	-	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	Н	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Н	Н	-	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Ι	Ш	Η	L–H	ı	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Η	L	Η	_	L–H	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	-	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	_	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.

#### Notes

Document Number: 001-57825 Rev. \*D Page 12 of 32

Notes
 X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
 Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS<sub>0</sub>, NWS<sub>1</sub>, BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



# IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull-up resistor. TDO must be left unconnected. Upon power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

#### Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### **Test Mode Select (TMS)**

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

## Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and is performed when the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring.

The Boundary Scan Order on page 19 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 18.

### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

Document Number: 001-57825 Rev. \*D Page 13 of 32



# CY7C1410KV18, CY7C1425KV18 CY7C1412KV18, CY7C1414KV18

#### **IDCODE**

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

#### Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.

[+] Feedback



# **TAP Controller State Diagram**

The state diagram for the TAP controller follows.<sup>[11]</sup>




#### Note

11. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



# **TAP Controller Block Diagram**



# **TAP Electrical Characteristics**

Over the Operating Range<sup>[12, 13, 14]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6	_	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		0.65V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	0.35V <sub>DD</sub>	V
I <sub>X</sub>	Input and output load current	$GND \leq V_I \leq V_{DD}$	-5	5	μА

[+] Feedback

<sup>12.</sup> These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DDQ} + 0.85 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL}(AC) > -1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 4. All voltage referenced to Ground.




# **TAP AC Switching Characteristics** Over the Operating Range<sup>[15, 16]</sup>

Parameter	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH	20	-	ns
t <sub>TL</sub>	TCK clock LOW	20	_	ns
Setup Times				
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	_	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	_	ns
t <sub>CS</sub>	Capture setup to TCK rise	5	-	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI hold after clock rise		_	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns
<b>Output Times</b>			•	
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	_	ns

# **TAP Timing and Test Conditions**

Figure 2 shows the TAP timing and test conditions.<sup>[16]</sup>

Figure 2. TAP Timing and Test Conditions



16. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.

<sup>15.</sup> t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register.



# **Identification Register Definitions**

Instruction Field		Description			
ilistruction Fleid	CY7C1410KV18	CY7C1425KV18	CY7C1412KV18	CY7C1414KV18	Description
Revision number (31:29)	000	000	000	000	Version number.
Cypress device ID (28:12)	11010011010000111	11010011010001111	11010011010010111	11010011010100111	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	1	1	Indicates the presence of an ID register.

# **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	109

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



# **Boundary Scan Order**

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H

Bit #	Bump ID
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R
108	Internal



# Power Up Sequence in QDR II SRAM

QDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


## **Power Up Sequence**

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
  - $\square$  Apply  $V_{DD}$  before  $V_{DDQ}$ .
  - $\Box$  Apply  $\underline{V_{DDQ}}$  before  $V_{REF}$  or at the same time as  $V_{REF}$   $\Box$  Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 µs to lock the PLL.

### **PLL Constraints**

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t<sub>KC Var</sub>
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 µs of stable clock to relock to the desired clock frequency.

Figure 3. Power Up Waveforms



Document Number: 001-57825 Rev. \*D

Page 20 of 32



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......—65 °C to +150 °C Ambient temperature with power applied . -55 °C to +125 °C Supply voltage on V<sub>DD</sub> relative to GND......–0.5 V to +2.9 V Supply voltage on  $V_{DDQ}$  relative to GND...... -0.5 V to  $+V_{DD}$ DC applied to outputs in high Z ......-0.5 V to V<sub>DDQ</sub> + 0.5 V DC input voltage<sup>[17]</sup> ......–0.5 V to V<sub>DD</sub> + 0.5 V Current into outputs (LOW) ......20 mA Static discharge voltage (MIL-STD-883, M. 3015).. > 2001 V Latch-up current ...... > 200 mA

# Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> <sub>DD</sub> <sup>[18]</sup>	<b>V</b> DDQ <sup>[18]</sup>
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to
Industrial	–40 °C to +85 °C		$V_{DD}$

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb
LMBU	Logical Multi-Bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latchup	85 °C	0	0.1	FIT/ Dev

 $<sup>^*</sup>$  No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2,~95\%$  confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

# **Electrical Characteristics**

## **DC Electrical Characteristics**

Over the Operating Range<sup>[19]</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
$V_{DD}$	Power supply voltage		1.7	1.8	1.9	V
$V_{DDQ}$	I/O supply voltage		1.4	1.5	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	Note 20	V <sub>DDQ</sub> /2 – 0.12	_	V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OL</sub>	Output LOW voltage	Note 21	V <sub>DDQ</sub> /2 – 0.12	_	V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA, nominal impedance	V <sub>DDQ</sub> – 0.2	_	$V_{\mathrm{DDQ}}$	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.1	_	V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	_	V <sub>REF</sub> – 0.1	V
I <sub>X</sub>	Input leakage current	$GND \le V_I \le V_{DDQ}$	<b>-5</b>	_	5	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	-5	_	5	μА
V <sub>REF</sub>	Input reference voltage <sup>[22]</sup>	Typical value = 0.75 V	0.68	0.75	0.95	V

- 17. Overshoot:  $V_{IH}(AC) < V_{DDQ} + 0.85 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL}(AC) > -1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 18. Power-up: Assumes a linear ramp from 0 V to  $V_{DD}(min)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .
- 19. All voltage referenced to Ground.
- 20. Output are impedance controlled.  $I_{OH}$  =  $-(V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \ \Omega$ . 21. Output are impedance controlled.  $I_{OL}$  =  $(V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \ \Omega$ .
- 22.  $V_{REF}$  (min) = 0.68 V or 0.46  $V_{DDQ}$ , whichever is larger,  $V_{REF}$  (max) = 0.95 V or 0.54  $V_{DDQ}$ , whichever is smaller.



# **Electrical Characteristics** (continued)

# **DC Electrical Characteristics** Over the Operating Range<sup>[19]</sup>

Parameter	Description	Test Con	ditions		Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[23]</sup>	V <sub>DD</sub> operating supply	V <sub>DD</sub> = Max,	333 MHz	(× 8)	_	_	730	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$		(× 9)	_	_	730	
		IWAXCTC		(× 18)	_	_	750	
				(× 36)	_	_	910	
			300 MHz	(× 8)	_	_	680	mA
				(× 9)	_	_	680	
				(× 18)	_	_	700	
				(× 36)	_	_	850	
			250 MHz	(× 8)	_	_	590	mA
				(× 9)	_	_	590	
			(× 18)	_	_	610		
				(× 36)	_	_	730	
			200 MHz	(× 8)	_	_	510	mA
				(× 9)	_	_	510	
				(× 18)	_	_	520	
				(× 36)	_	_	620	
			167 MHz	(× 8)	_	_	450	mA
				(× 9)	_	_	450	
				(× 18)	_	_	460	
				(× 36)	_	_	540	

23. The operation current is calculated with 50% read cycle and 50% write cycle.



# **Electrical Characteristics** (continued)

# **DC Electrical Characteristics**Over the Operating Range<sup>[19]</sup>

Parameter	Description	Test Condi	tions		Min	Тур	Max	Unit	
I <sub>SB1</sub>	Automatic power-down	Max V <sub>DD</sub> ,	333 MHz	(× 8)	_	_	280	mA	
	current	both ports deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(× 9)	_	_	280		
		f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> , Inputs Static		(× 18)	_	_	280	-	
		inputs Static		(× 36)	_	_	280	-	
			300 MHz	(× 8)	_	_	270	mA	
				(× 9)	_	_	270	-	
				(× 18)	_	_	270	-	
				(× 36)	_	_	270		
			250 MHz	(× 8)	_	_	260	mA	
				(× 9)	_	_	260		
						(× 18)	_	_	260
			(× 36)	_	_	260			
			200 MHz	(× 8)	_	_	250	mA	
				(× 9)	_	_	250	-	
				(× 18)	_	_	250	-	
				(× 36)	_	_	250	-	
			167 MHz	(× 8)	_	_	250	mA	
				(× 9)	_	_	250		
				(× 18)	_	_	250		
				(× 36)	-	-	250		

## **AC Electrical Characteristics**

Over the Operating Range<sup>[24]</sup>

Parameter	Description Test Conditions		Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.2	-	_	V
V <sub>IL</sub>	Input LOW voltage		-	-	V <sub>REF</sub> – 0.2	V

24. Overshoot:  $V_{IH}(AC) < V_{DDQ} + 0.85 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL}(AC) > -1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ).



# Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A$ = 25 °C, f = 1 MHz, $V_{DD}$ = 1.8 V, $V_{DDQ}$ = 1.5 V	4	pF
C <sub>O</sub>	Output capacitance		4	pF

### Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	13.7	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	accordance with EIA/JESD51.	3.73	°C/W

Figure 4. AC Test Loads and Waveforms



#### Note

Document Number: 001-57825 Rev. \*D Page 24 of 32

<sup>25.</sup> Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of AC Test Loads and Waveforms.



# **Switching Characteristics**

Over the Operating Range<sup>[26, 27]</sup>

Cypress	Consortium	Description	333	MHz	300	MHz	250	MHz	200 MHz		167 MHz		11!4
Parameter	Parameter	Description	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>		V <sub>DD</sub> (typical) to the first access <sup>[28]</sup>	1	_	1	_	1	_	1	_	1	_	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock and C clock cycle time	3.0	8.4	3.3	8.4	4.0	8.4	5.0	8.4	6.0	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/K; C/C) HIGH	1.20	_	1.32	_	1.6	_	2.0	_	2.4	_	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/K; C/C) LOW	1.20	_	1.32	_	1.6	_	2.0	_	2.4	_	ns
t <sub>KHK</sub> H	t <sub>KHK</sub> H	$\frac{K}{C}$ clock rise to $\frac{K}{C}$ clock rise and C to $\frac{K}{C}$ rise (rising edge to rising edge)	1.35	_	1.49	-	1.8	-	2.2	-	2.7	-	ns
t <sub>KHCH</sub>	t <sub>KHCH</sub>	K/K clock rise to C/C clock rise (rising edge to rising edge)	0	1.30	0	1.45	0	1.8	0	2.2	0	2.7	ns
Setup Tim	es					•				•			
t <sub>SA</sub>	t <sub>AVKH</sub>	Address set-up to K clock rise	0.3	_	0.3	_	0.35	_	0.4	_	0.5	_	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control set-up to K clock rise (RPS, WPS)	0.3	_	0.3	_	0.35	-	0.4	-	0.5	-	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	DDR control set-up to clock $(K/\overline{K})$ rise $(BWS_0, BWS_1, BWS_2, BWS_3)$	0.3	_	0.3	_	0.35	-	0.4	-	0.5	-	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ set-up to clock $(K/\overline{K})$ rise	0.3	_	0.3	_	0.35	_	0.4	_	0.5	_	ns
Hold Time	s			•		•				•			
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.3	_	0.3	_	0.35	_	0.4	_	0.5	_	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise (RPS, WPS)	0.3	_	0.3	-	0.35	_	0.4	-	0.5	-	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	DDR <u>control hold</u> after clock (K/K) rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.3	_	0.3	-	0.35	_	0.4	-	0.5	-	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	D <sub>[X:0]</sub> hold after clock (K/K) rise	0.3	_	0.3	_	0.35	_	0.4	_	0.5	_	ns

<sup>26.</sup> Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of AC Test Loads and Waveforms.

27. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range.

28. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD</sub> minimum initially before initiating a read or write operation.



# Switching Characteristics (continued) Over the Operating Range $^{[26, 27]}$

Cypress	Consortium	December 1 and	333	MHz	300	MHz	250	MHz	200 MHz		167 MHz		11!4
Parameter	Parameter	rameter Description			Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output Tin	nes					•	•				•		
t <sub>CO</sub>		$C/\overline{C}$ clock rise (or $K/\overline{K}$ in single clock mode) to data valid	-	0.45	-	0.45	-	0.45	-	0.45	-	0.50	ns
t <sub>DOH</sub>		Data output hold after output $C/\overline{C}$ clock rise (active to active)	-0.45	-	-0.45	-	-0.45	-	-0.45	-	-0.50	-	ns
t <sub>ccqo</sub>	t <sub>CHCQV</sub>	C/C clock rise to echo clock valid	ı	0.45	_	0.45	_	0.45	-	0.45	_	0.50	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo clock hold after C/C clock rise	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.50	_	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo clock high to data valid		0.25		0.27	_	0.30	_	0.35	_	0.40	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo clock high to data invalid	-0.25	_	-0.27	_	-0.30	_	-0.35		-0.40	_	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH <sup>[29]</sup>	1.25	_	1.40	_	1.75	_	2.25		2.75	_	ns
t <sub>CQH</sub> CQH	t <sub>СQН</sub> СQН	CQ clock rise to $\overline{CQ}$ clock rise (rising edge to rising edge) <sup>[29]</sup>	1.25	-	1.40	_	1.75	-	2.25	-	2.75	-	ns
t <sub>CHZ</sub>	<sup>t</sup> chqz	Clock (C/ $\overline{C}$ ) rise to high Z (active to high Z) <sup>[30, 31]</sup>	-	0.45	-	0.45	-	0.45	-	0.45	-	0.50	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (C/ $\overline{C}$ ) rise to low Z <sup>[30, 31]</sup>	-0.45	_	-0.45	_	-0.45	_	-0.45		-0.50	_	ns
PLL Timin	PLL Timing												
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock phase jitter	_	0.20	_	0.20	_	0.20	_	0.20	_	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K, C) <sup>[32]</sup>	20	-	20	_	20	_	20	_	20	-	μS
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset	30	-	30	_	30	-	30	1	30	_	ns

#### Notes

Document Number: 001-57825 Rev. \*D Page 26 of 32

<sup>29.</sup> These parameters are extrapolated from the input timing parameters (t<sub>CYC</sub>/2 - 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.


<sup>30.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads and Waveforms on page 24. Transition is measured ± 100 mV from steady state voltage.

<sup>31.</sup> At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>.
32. For frequencies 300 MHz or below, the Cypress QDR II devices surpass the QDR consortium specification for PLL lock time (tKC lock) of 20 μs (min. spec.) and will lock after 1024 clock cycles (min. spec.), after a stable clock is presented, per the previous 90 nm version.



# **Switching Waveforms**

Figure 5. Read/Write/Deselect Sequence<sup>[33, 34, 35]</sup>



#### Notes

- 33. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.
- 34. Outputs are disabled (high Z) one clock cycle after a NOP.
- 35. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

[+] Feedback




# **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
333	CY7C1425KV18-333BZC	51-85180	165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm)	Commercial
	CY7C1412KV18-333BZC			
	CY7C1414KV18-333BZC			
300	CY7C1425KV18-300BZC	51-85180	165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm)	Commercial
	CY7C1412KV18-300BZC			
	CY7C1414KV18-300BZC			
	CY7C1425KV18-300BZXC		165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	
	CY7C1412KV18-300BZXC			
	CY7C1414KV18-300BZXC			
	CY7C1414KV18-300BZI		165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm)	Industrial
	CY7C1412KV18-300BZXI		165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	
	CY7C1414KV18-300BZXI			
250	CY7C1425KV18-250BZC	51-85180	165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm)	Commercial
	CY7C1412KV18-250BZC			
	CY7C1414KV18-250BZC			
	CY7C1425KV18-250BZXC		165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	
	CY7C1412KV18-250BZXC			
	CY7C1414KV18-250BZXC			
	CY7C1425KV18-250BZI		165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm)	Industrial
	CY7C1412KV18-250BZI			
	CY7C1414KV18-250BZI			
	CY7C1425KV18-250BZXI	1	165-ball Fine-pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	
	CY7C1412KV18-250BZXI			
	CY7C1414KV18-250BZXI	1		


## **Ordering Code Definitions**






# **Package Diagram**

Figure 6. 165-ball FBGA (13 × 15 × 1.4 mm), 51-85180





51-85180 \*C

[+] Feedback



# **Acronyms**

Acronym	Description		
DDR	double data rate		
FBGA	fine-pitch ball grid array		
HSTL	high-speed transceiver logic		
I/O	input/output		
JTAG	joint test action group		
LSB	least significant bit		
MSB	B most significant bit		
PLL	phase locked loop		
QDR	quad data rate		
SRAM	static random access memory		
TAP	test access port		
TCK	test clock		
TMS	test mode select		
TDI	test data-in		
TDO	test data-out		
TQFP	thin quad flat pack		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
Ω	ohms			
%	percent			
μs	micro seconds			
ms	milli seconds			
ns	nano seconds			
V	Volts			
μA	micro Amperes			
mA	milli Amperes			
mm	milli meter			
MHz	Mega Hertz			
pF	pico Farad			
W	Watts			
°C	degree Celcius			

Page 31 of 32

[+] Feedback



# **Document History Page**

<b>Archite</b>	Document Title: CY7C1410KV18/CY7C1425KV18/CY7C1412KV18/CY7C1414KV18, 36-Mbit QDR <sup>®</sup> II SRAM 2-Word Burst Architecture Document Number: 001-57825								
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change					
**	2816620	VKN/AESA	11/27/2009	New Data Sheet					
*A	2884865	VKN	02/26/2010	Changed $t_{SA}/t_{SC}$ from 0.7ns to 0.5ns for 167MHz, from 0.6ns to 0.4ns for 200MHz, from 0.5ns to 0.35ns for 250MHz, and from 0.4ns to 0.3ns for 333MHz and 300MHz Updated links in Worldwide Sales and Design Support.					
*B	3018546	NJY	10/21/2010	Converted from Preliminary to Final. Added Ordering Code Definitions. Minor edits and updated in new template.					
*C	3155124	VIDB	01/27/2011	Added Note 32.					
*D	3165654	NJY	02/08/2011	Updated Note 32. Updated Ordering Information. Added Acronyms and Units of Measure.					

Document Number: 001-57825 Rev. \*D

 $Downloaded \ from \ \underline{Elcodis.com} \ \ electronic \ components \ distributor$ 



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-57825 Rev. \*D

Revised February 25, 2011

Page 32 of 32

QDR II is a registered trademark of Cypress Semiconductor Corporation. QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All products and company names mentioned in this document may be the trademarks of their respective holders.