

STRUCTURE	Silicon Monolithic Integrated circuit
PRODUCT SERIES	Low ESR Capacitor Built in shut down SW, Low Dropout 1A Regulator IC
TYPE	<b>B D 7 8 2 0 F P</b>
FEATURES	<ul style="list-style-type: none"> <li>·Maximum Output Current : 1A</li> <li>·High Precision Output Voltage : <math>\pm 1\%</math></li> </ul>

**ABSOLUTE MAXIMUM RATINGS (Ta=25°C)**

Parameter	Symbol	Limits	Unit
Supply Voltage ※1	Vcc	-0.3~7.0	V
Control Input Voltage	VCTL	-0.3~Vcc	V
Power Dissipation ※2	Pd	1300	MW
Operating temperature range	Topr	-40~+105	°C
Storage Temperature range	Tstg	-55~+150	°C
Junction temperature	Tjmax	150	°C

※1 Do not however exceed Pd.

※2 Mounted on 70mm × 70mm × 1.6mm Glass Epoxy PCB, Pd derated at 10.4mW/°C for temperature above Ta=25°C

**RECOMMENDED OPERATING CONDITIONS (Ta=-40~105°C, Do not however exceed Pd.)**

Parameter	Symbol	Min	Max	Unit
Input Voltage	Vcc	2.3	6.0	V
Output current	Io	0	1	A
Output Voltage	Vo	1.0	5.0	V
Control Pin Input Voltage	Vctl	0	Vcc	V

NOTE : The product described in this specification is a strategic product (and/or service) subject to COCOM regulations. It should not be exported without authorization from the appropriate government.

NOTE : This product is not designed for protection against radioactive rays.

**Status of this document**

The Japanese version of this document is the formal specification.

A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document, formal version takes priority.

Jun/12/2007

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified,  $T_a=25^\circ\text{C}$ ,  $V_{CC}=2.5\text{V}$ ,  $V_{CTL}=2\text{V}$ ,  $V_o=1.5\text{V}$  setting


Parameter	Symbol	Limit			Unit	Conditions
		Min	Typ	Max		
Shut Down Current	I <sub>sd</sub>	—	0	1	$\mu\text{A}$	$V_{CTL}=0\text{V}$ , $I_o=0\text{mA}$ (OFFmode)
Bias Current	I <sub>b</sub>	—	350	550	$\mu\text{A}$	$I_o=0\text{mA}$
Reference Voltage	V <sub>ADJ</sub>	0.742	0.750	0.758	V	$I_o=50\text{mA}$
Dropout Voltage1 ※3	$\Delta V_{d1}$	—	0.25	0.50	V	$I_o=500\text{mA}$ , $V_{CC}=0.95 \cdot V_o$
Dropout Voltage2 ※3	$\Delta V_{d2}$	—	0.50	1.00	V	$I_o=1000\text{mA}$ , $V_{CC}=0.95 \cdot V_o$
Peak Output Current	I <sub>o</sub>	1	—	—	A	
Ripple Rejection	R.R.	—	50	—	dB	$f=120\text{Hz}$ , $e_{in}^{\text{※6}}=-10\text{dBV}$ , $I_o=100\text{mA}$
Line Regulation	Reg.I	—	10	35	mV	$V_{CC}=V_o+0.5\text{V} \rightarrow 6.0\text{V}$ , $I_o=200\text{mA}$
Load Regulation	Reg.L	—	50	100	mV	$I_o=0\text{mA} \rightarrow 1\text{A}$
Temperature Coefficient of Output Voltage ※4	T <sub>cv<sub>o</sub></sub>	—	$\pm 100$	—	ppm/ $^\circ\text{C}$	$I_o=5\text{mA}$ , $T_j=0 \sim 125^\circ\text{C}$
CTL ON Mode Voltage	V <sub>CTLON</sub>	2.0	—	—	V	ACTIVE MODE, $I_o=0\text{mA}$
CTL OFF Mode Voltage	V <sub>CTLOFF</sub>	—	—	0.8	V	OFF MODE, $I_o=0\text{mA}$
CTL Input Current	I <sub>CTL</sub>	20	40	60	$\mu\text{A}$	$I_o=0\text{mA}$

※3  $V_o \geq 2.5\text{V}$ 

※4 Designed Guarantee. (Outgoing inspection is not done on all products.)


※6  $e_{in}$  : Input Voltage Ripple

## PHYSICAL DIMENSIONS, MARKING



## Design Information

## OBLOCK DIAGRAM



## OPIN NO. , PIN NAME

Pin Number	Pin Name
1	CTL
2	Vcc
3	N.C.
4	OUT
5	ADJ
FIN	GND

※ Please refer to technical note concerning application circuit, and etc.

## ONOTES FOR USE

- Absolute maximum range**  
 Absolute Maximum Ratings are those values beyond which the life of a device may be destroyed we cannot be defined the failure mode, such as short mode or open mode.  
 Therefore physical security countermeasure, like fuse, is to be given when a specific mode to be beyond absolute maximum ratings is considered.
- GND pin voltage**  
 GND terminal should be connected the lowest voltage, under all conditions. And all terminals except GND should be under GND terminal voltage under all conditions including transient situations.
- Power dissipation**  
 If IC is used on condition that the power loss is over the power dissipation, the reliability will become worse by heat up, such as reduced output current capability.  
 Also, be sure to use this IC within a power dissipation range allowing enough of margin.
- Electrical characteristics described in these specifications may vary, depending on temperature, supply voltage, external circuits and other conditions. Therefore, be sure to check all relevant factors, including transient characteristics.
- Be sure to connect a capacitor between the output pin and GND to prevent oscillation. Note that if the capacity of the capacitor changes due to factors such as changes in temperature, oscillation may occur. A ceramic capacitor or other low ESR ( $2.2\ \mu\text{F}$ ) capacitor is recommended to prevent oscillation. Ceramic capacitors generally have thermal and DC bias characteristics to consider. In selecting a ceramic capacitor, high voltage X5R or X7R versions or better are recommended for their superior thermal and DC bias characteristics. However, in situations such as rapid fluctuation of the input voltage or the load, please check the operation in real application to determine the proper capacitor.
- Overcurrent protection circuit**  
 The built-in overcurrent protection circuit is designed to respond to the output current and prevent destruction of the IC from load short circuits; however, it is only effective in protecting the IC from destruction in sudden overcurrent accidents. The protection circuit is not to be used continuously, or for transitions. In executing thermal design, bear in mind that overcurrent protection has negative characteristic according with the temperature.
- Thermal shutdown circuit**  
 A built-in internal shutdown (TSD) circuit is provided to protect the IC from heat destruction. Operation has to be done within the allowable loss range, but in continuous use beyond the range, chip temperature  $T_j$  will increase to the threshold, activating the TSD circuit and turning the output power  $T_r$  OFF. Once the chip temperature  $T_j$  returns to the normal range, the circuit is automatically restored. Note that the TSD circuit is designed to operate over the maximum absolute rating. Therefore, make absolutely certain not to use the TSD function in set design.
- Mounting Failures**  
 Mounting failure, such as misdirection or mismount, may cause a malfunction in the device.
- Internal circuits or elements may be damaged when Vcc and pin voltage are reversed. For example, Vcc short circuit to GND while a external capacitor is charged. Output pin capacitor is recommended no larger than  $1000\ \mu\text{F}$ . In addition, inserting a Vcc series countercurrent prevention diode, or a bypass diode between the various pins and the vcc, is recommended.

Design Information
--------------------

10. Malfunction may be happened when the device is used in the strong electromagnetic field.
11. We recommend to put Diode for protection purpose in case of output pin connected with large load of impedance or reserve current occurred at initial and output off.
12. Precautions for board inspection  
Connecting low-impedance capacitors to run inspections with the board may produce stress on the IC. Therefore, be certain to use proper discharge procedure before each process of the test operation. To prevent electrostatic accumulation and discharge in the assembly process, thoroughly ground yourself and any equipment that could sustain ESD damage, and continue observing ESD-prevention procedures in all handling, transfer and storage operations. Before attempting to connect components to the test setup, make certain that the power supply is OFF. Likewise, be sure the power supply is OFF before removing any component connected to the test setup.
13. GND pattern  
When both a small-signal GND and high current GND are present, single-point grounding (at the set standard point) is recommended, in order to separate the small-signal and high current patterns, and to be sure the voltage change stemming from the wiring resistance and high current does not cause any voltage change in the small-signal GND. In the same way, care must be taken to avoid voltage fluctuations in any connected external component GND.