



## **General Description**

The AOZ1036 is a high efficiency, easy to use, 5A synchronous buck regulator. The AOZ1036 works from 4.5V to 18V input voltage range, and provides up to 5A of continuous output current with an output voltage adjustable down to 0.8V.

The AOZ1036 comes in both a 5x4 DFN-8 and an exposed pad SO-8 package and is rated over a -40°C to +85°C ambient temperature range.

### **Features**

- 4.5V to 18V operating input voltage range
- Synchronous Buck: 55mΩ internal high-side switch and 19mΩ Internal low-side switch
- High efficiency: up to 95%
- Internal soft start
- Output voltage adjustable to 0.8V
- 5A continuous output current
- Fixed 500kHz PWM operation
- Cycle-by-cycle current limit
- Pre-bias start-up
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 5x4 DFN-8 and exposed pad SO-8 packages

### Applications

- Point of load DC/DC converters
- LCD TV
- Set top boxes
- DVD / Blu-ray players/recorders
- Cable modems
- PCIe graphics cards



# Typical Application




Figure 1. 3.3V 5A Synchronous Buck Regulator

Rev. 1.1 September 2010



# **Ordering Information**

Part Number	Ambient Temperature Range	Package	Environmental
AOZ1036DI	-40°C to +85°C	5x4 DFN-8	Green Product
AOZ1036PI	-40 C 10 +65 C	Exposed Pad SO-8	Green Floduct



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

Please visit www.aosmd.com/web/quality/rohs\_compliant.jsp for additional information.

# **Pin Configuration**




# **Pin Description**

Pin N	Pin Number		
5x4 DFN-8	Exposed Pad SO-8	Pin Name	Pin Function
1	1	PGND	Power ground. Electrically needs to be connected to AGND.
2	2	VIN	Supply voltage input. When VIN rises above the UVLO threshold the device starts up.
3	3	AGND	Reference connection for controller section. Also used as thermal connection for controller section. Electrically needs to be connected to PGND.
4	4	FB	The FB pin is used to determine the output voltage via a resistor divider between the output and GND.
5	5	COMP	External loop compensation pin.
6	6	EN	The enable pin is active high. Connect it to VIN if not used and do not leave it open.
7, 8	Pad	LX	PWM output connection to inductor.
	7, 8	NC	No Connect. Pin 7 and 8 are not internally connected. Connect these two pins externally to LX and use them for better thermal performance.



# AOZ1036

# **Block Diagram**



### Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	20V
LX to AGND	-0.7V to V <sub>IN</sub> +0.3V
LX to AGND	23V (<50ns)
EN to AGND	-0.3V to V <sub>IN</sub> +0.3V
FB to AGND	-0.3V to 6V
COMP to AGND	-0.3V to 6V
PGND to AGND	-0.3V to +0.3V
Junction Temperature (T <sub>J</sub> )	+150°C
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
ESD Rating <sup>(1)</sup>	2.0kV

#### Note:

 Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5kΩ in series with 100pF.

## **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	4.5V to 18V
Output Voltage Range	0.8V to $V_{\rm IN}$
Ambient Temperature (T <sub>A</sub> )	-40°C to +85°C
Package Thermal Resistance ( <sub>OJA</sub> ) 5x4 DFN-8 Exposed Pad SO-8	50°C/W 50°C/W

#### Note:

2. The value of  $\Theta_{JA}$  is measured with the device mounted on 1-in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^{\circ}$ C. The value in any given application depends on the user's specific board design.



## **Electrical Characteristics**


 $T_A = 25^{\circ}$ C,  $V_{IN} = V_{EN} = 12$ V,  $V_{OUT} = 3.3$ V unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V <sub>IN</sub>	Supply Voltage		4.5		18	V
V <sub>UVLO</sub>	Input Under-voltage Lockout Threshold	V <sub>IN</sub> rising V <sub>IN</sub> falling		4.1 3.7		V V
I <sub>IN</sub>	Supply Current (Quiescent)	I <sub>OUT</sub> = 0, VFB = 1.2V, V <sub>EN</sub> >1.2V		1.6	2.5	mA
I <sub>OFF</sub>	Shutdown Supply Current	$V_{EN} = 0V$		1	10	μA
V <sub>FB</sub>	Feedback Voltage	T <sub>A</sub> = 25°C	0.788	0.8	0.812	V
	Load Regulation			0.5		%
	Line Regulation			1		%
I <sub>FB</sub>	Feedback Voltage Input Current				200	nA
$V_{EN}$	EN input threshold	Off threshold On threshold	2		0.6	V V
V <sub>HYS</sub>	EN Input hysteresis			100		mV
MODULAT	OR			1		
f <sub>O</sub>	Frequency		400	500	600	kHz
D <sub>MAX</sub>	Maximum Duty Cycle		100			%
T <sub>on_min</sub>	Minimum On Time			150		ns
	Error Amplifier Voltage Gain			500		V/V
	Error Amplifier Transconductance			200		μA / V
PROTECTI	ON			•		•
I <sub>LIM</sub>	Current Limit		5.8	6.5		А
	Over-temperature Shutdown Limit	T <sub>J</sub> rising T <sub>J</sub> falling		150 100		℃ ℃
t <sub>SS</sub>	Soft Start Interval			3		ms
OUTPUT S	TAGE		•	1	1	
	High-side Switch On-resistance	V <sub>IN</sub> = 12V V <sub>IN</sub> = 5V		55 75		mΩ
	Low-side Switch On-resistance	V <sub>IN</sub> = 12V V <sub>IN</sub> = 5V		19 23		mΩ




# **Typical Performance Characteristics**

Circuit of Figure 1.  $T_A = 25^{\circ}C$ ,  $V_{IN} = V_{EN} = 12V$ ,  $V_{OUT} = 3.3V$  unless otherwise specified.




### Short Circuit Recovery



Rev. 1.1 September 2010



# Efficiency





## **Detailed Description**

The AOZ1036 is a current-mode step down regulator with integrated high-side PMOS switch and a low-side NMOS switch. It operates from a 4.5V to 18V input voltage range and supplies up to 5A of load current. Features include enable control, Power-On Reset, input under voltage lockout, output over voltage protection, active high power good state, fixed internal soft-start and thermal shut down.

The AOZ1036 comes in both a 5x4 DFN-8 and an exposed pad SO-8 package.

#### **Enable and Soft Start**

The AOZ1036 has internal soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulation voltage. A soft start process begins when the input voltage rises to 4.1V and voltage on EN pin is HIGH. In soft start process, the output voltage is ramped to regulation voltage in typically 3ms. The 3ms soft start time is set internally.

The EN pin of the AOZ1036 is active high. Connect the EN pin to VIN if enable function is not used. Pull it to ground will disable the AOZ1036. Do not leave it open. The voltage on EN pin must be above 2V to enable the AOZ1036. When voltage on EN pin falls below 0.6V, the AOZ1036 is disabled. If an application circuit requires the AOZ1036 to be disabled, an open drain or open collector circuit should be used to interface to EN pin.

#### **Steady-State Operation**

Under steady-state conditions, the converter operates in fixed frequency and Continuous-Conduction Mode (CCM).

The AOZ1036 integrates an internal P-MOSFET as the high-side switch. Inductor current is sensed by amplifying the voltage drop across the drain to source of the high side power MOSFET. Output voltage is divided down by the external voltage divider at the FB pin. The difference of the FB pin voltage and reference is amplified by the internal transconductance error amplifier. The error voltage, which shows on the COMP pin, is compared against the current signal, which is sum of inductor current signal and ramp compensation signal, at PWM comparator input. If the current signal is less than the error voltage, the internal high-side switch is on. The inductor current flows from the input through the inductor to the output. When the current signal exceeds the error voltage, the high-side switch is off. The inductor current is freewheeling through the internal low-side N-MOSFET switch to output. The internal adaptive FET driver guarantees no turn on overlap of both high-side and low-side switch.

Comparing with regulators using freewheeling Schottky diodes, the AOZ1036 uses freewheeling NMOSFET to realize synchronous rectification. It greatly improves the converter efficiency and reduces power loss in the low-side switch.

The AOZ1036 uses a P-Channel MOSFET as the high-side switch. It saves the bootstrap capacitor normally seen in a circuit which is using an NMOS switch.

### **Switching Frequency**

The AOZ1036 switching frequency is fixed and set by an internal oscillator. The practical switching frequency could range from 400kHz to 600kHz due to device variation.

#### **Light Load Mode**

The AOZ1036 includes is a Pulse-Skip architecture for Light Load operation, enabling increased efficiency during standby. Under Heavy Loads, the controller operates in a standard Synchronous Mode using the high-side PMOS as control FET and low-side NMOS as synchronous rectifier NMOS. During Light Loads, the controller automatically switches to a Non-Synchronous mode using the high-side PMOS as control FET and the integrated diode as freewheeling rectifier diode.

### **Output Voltage Programming**

Output voltage can be set by feeding back the output to the FB pin by using a resistor divider network. In the application circuit shown in Figure 1. The resistor divider network includes  $R_1$  and  $R_2$ . Usually, a design is started by picking a fixed  $R_2$  value and calculating the required R1 with equation below.

$$V_{\rm O} = 0.8 \times \left(1 + \frac{R_1}{R_2}\right)$$

Some standard value of  $R_1$ ,  $R_2$  and most used output voltage values are listed in Table 1 on the next page.

#### Table 1.

Vo (V)	<b>R1 (k</b> Ω)	<b>R2 (k</b> Ω)
0.8	1.0	Open
1.2	4.99	10
1.5	10	11.5
1.8	12.7	10.2
2.5	21.5	10
3.3	31.1	10
5.0	52.3	10

The combination of R1 and R2 should be large enough to avoid drawing excessive current from the output, which will cause power loss.

## **Protection Features**

The AOZ1036 has multiple protection features to prevent system circuit damage under abnormal conditions.

#### **Over Current Protection (OCP)**

The sensed inductor current signal is also used for over current protection. Since the AOZ1036 employs peak current mode control, the COMP pin voltage is proportional to the peak inductor current. The COMP pin voltage is limited to be between 0.4V and 2.5V internally. The peak inductor current is automatically limited cycle by cycle.

When the output is shorted to ground under fault conditions, the inductor current decays very slow during a switching cycle because of  $V_0 = 0V$ . To prevent catastrophic failure, a secondary current limit is designed inside the AOZ1036. The measured inductor current is compared against a preset voltage which represents the current limit, between 3.5A and 5.0A. When the output current is more than current limit, the high side switch will be turned off. The converter will initiate a soft start once the over-current condition disappears.

#### **Power-On Reset (POR)**

A power-on reset circuit monitors the input voltage. When the input voltage exceeds 4.1V, the converter starts operation. When input voltage falls below 3.7V, the converter will be shut down.

#### **Thermal Protection**

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and high side PMOS if the junction temperature exceeds 150°C. The regulator will restart automatically under the control of soft-start circuit when the junction temperature decreases to 100°C.

## **Application Information**

The basic AOZ1036 application circuit is show in Figure 1. Component selection is explained below.

#### **Input Capacitor**

The input capacitor must be connected to the  $V_{IN}$  pin and PGND pin of AOZ1036 to maintain steady input voltage and filter out the pulsing input current. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by the equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times \left(1 - \frac{V_O}{V_{IN}}\right) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN\_RMS} = I_{O} \times \sqrt{\frac{V_{O}}{V_{IN}} \left(1 - \frac{V_{O}}{V_{IN}}\right)}$$

if we let *m* equal the conversion ratio:

$$\frac{V_0}{V_{IN}} = m$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 2 on the next page. It can be seen that when  $V_O$  is half of  $V_{IN}$ ,  $C_{IN}$  is under the worst current stress. The worst current stress on  $C_{IN}$  is 0.5 x  $I_O$ .






Figure 2. I<sub>CIN</sub> vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I<sub>CIN\_RMS</sub> at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high current rating. Depending on the application circuits, other low ESR tantalum capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors should be used for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures are based on certain amount of life time. Further derating may be necessary in practical design.

#### Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

$$\Delta I_L = \frac{V_O}{f \times L} \times \left(1 - \frac{V_O}{V_{IN}}\right)$$

The peak inductor current is:

$$I_{Lpeak} = I_0 + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 20% to 30% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature. The inductor takes the highest current in a buck circuit. The conduction loss on inductor need to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

#### **Output Capacitor**

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_{O} = \Delta I_{L} \times \left( ESR_{CO} + \frac{1}{8 \times f \times C_{O}} \right)$$

where;

C<sub>O</sub> is output capacitor value, and

ESR<sub>CO</sub> is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{\rm O} = \Delta I_{\rm L} \times \frac{1}{8 \times f \times C_{\rm O}}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{\rm O} = \Delta I_{\rm L} \times ESR_{\rm CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.

Rev. 1.1 September 2010



In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{CO\_RMS} = \frac{\Delta I_{L}}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.

#### External Schottky Diode for High Input Operation

When  $V_{IN}$  is higher than 16V, an external 1A schottky diode is required between LX and PGND for proper operation.

#### **Loop Compensation**

The AOZ1036 employs peak current mode control for easy use and fast transient response. Peak current mode control eliminates the double pole effect of the output L&C filter. It greatly simplifies the compensation loop design.

With peak current mode control, the buck power stage can be simplified to be a one-pole and one-zero system in frequency domain. The pole is dominant pole can be calculated by:

$$f_{P1} = \frac{1}{2\pi \times C_0 \times R_L}$$

The zero is a ESR zero due to output capacitor and its ESR. It is can be calculated by:

$$f_{Z1} = \frac{1}{2\pi \times C_0 \times ESR_{CO}}$$

where;

C<sub>O</sub> is the output filter capacitor,

R<sub>L</sub> is load resistor value, and

ESR<sub>CO</sub> is the equivalent series resistance of output capacitor.

The compensation design is actually to shape the converter control loop transfer function to get desired gain and phase. Several different types of compensation network can be used for the AOZ1036. For most cases, a series capacitor and resistor network connected to the COMP pin sets the pole-zero and is adequate for a stable high-bandwidth control loop.

In the AOZ1036, FB pin and COMP pin are the inverting input and the output of internal error amplifier. A series

R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_C \times G_{VEA}}$$

where;

 $G_{EA}$  is the error amplifier transconductance, which is 200 x  $10^{-6}$  A/V,

 $G_{VEA}$  is the error amplifier voltage gain, which is 500 V/V, and  $C_C$  is compensation capacitor in Figure 1.

The zero given by the external compensation network, capacitor  $C_C$  and resistor  $R_C$ , is located at:

$$f_{Z2} = \frac{1}{2\pi \times C_C \times R_C}$$

To design the compensation circuit, a target crossover frequency  $f_C$  for close loop must be selected. The system crossover frequency is where control loop has unity gain. The crossover is the also called the converter bandwidth. Generally a higher bandwidth means faster response to load transient. However, the bandwidth should not be too high because of system stability concern. When designing the compensation loop, converter stability under all line and load condition must be considered.

Usually, it is recommended to set the bandwidth to be equal or less than 1/10 of switching frequency. The AOZ1036 operates at a frequency range from 400kHz to 600kHz. It is recommended to choose a crossover frequency equal or less than 40kHz.

$$f_C = 40 kHz$$

The strategy for choosing  $R_C$  and  $C_C$  is to set the cross over frequency with Rc and set the compensator zero with  $C_C$ . Using selected crossover frequency,  $f_C$ , to calculate  $R_C$ :

$$R_{C} = f_{C} \times \frac{V_{O}}{V_{FB}} \times \frac{2\pi \times C_{C}}{G_{EA} \times G_{CS}}$$

where;

 $f_C$  is desired crossover frequency. For best performance,  $f_C$  is set to be about 1/10 of switching frequency,

V<sub>FB</sub> is 0.8V,

 $G_{EA}$  is the error amplifier transconductance, which is 200 x  $10^{-6}$  A/V, and

 $G_{CS}$  is the current sense circuit transconductance, which is 6.68 A/V.

Rev. 1.1 September 2010



The compensation capacitor  $C_C$  and resistor  $R_C$  together make a zero. This zero is put somewhere close to the dominate pole  $f_{p1}$  but lower than 1/5 of selected crossover frequency.  $C_C$  can is selected by:

$$C_{C} = \frac{1.5}{2\pi \times R_{C} \times f_{P1}}$$

The equation above can also be simplified to:

$$C_C = \frac{C_O \times R_L}{R_C}$$

An easy-to-use application software which helps to design and simulate the compensation loop can be found at <u>www.aosmd.com</u>.

## Thermal Management and Layout Consideration

In the AOZ1036 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pin, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the low side NMOSFET. Current flows in the second loop when the low side NMOSFET is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ1036.

In the AOZ1036 buck regulator circuit, the major power dissipating components are the AOZ1036 and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total\_loss} = V_{IN} \times I_{IN} - V_{O} \times I_{O}$$

The power dissipation of inductor can be approximately calculated by output current and DCR of inductor.

$$P_{inductor\_loss} = I_0^2 \times R_{inductor} \times 1.1$$

The actual junction temperature can be calculated with power dissipation in the AOZ1036 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total\_loss} - P_{inductor\_loss}) \times \Theta_{JA}$$


The maximum junction temperature of AOZ1036 is 150°C, which limits the maximum load current capability. Please see the thermal de-rating curves for maximum load current of the AOZ1036 under different ambient temperature.


The thermal performance of the AOZ1036 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.

Several layout tips are listed below for the best electric and thermal performance.


- The LX pins are connected to internal PFET and NFET drains. They are low resistance thermal conduction path and most noisy switching node. Connected a large copper plane to LX pin to help thermal dissipation.
- Do not use thermal relief connection to the VIN and the PGND pin. Pour a maximized copper area to the PGND pin and the VIN pin to help thermal dissipation.
- 3. Input capacitor should be connected to the VIN pin and the PGND pin as close as possible.
- 4. A ground plane is preferred. If a ground plane is not used, separate PGND from AGND and connect them only at one point to avoid the PGND pin noise coupling to the AGND pin.
- 5. Make the current trace from LX pins to L to Co to the PGND as short as possible.
- Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.
- 7. Keep sensitive signal trace far away from the LX pins.

# Package Dimensions, 5x4 DFN-8





SIDE VIEW



**BOTTOM VIEW** 

**Dimensions in inches** 

Max.

0.039

0.018

0.088

0.074

0.108

0.091

0.031

0.024


\_

\_

\_

\_

RECOMMENDED	PATTERN



#### **Dimensions in millimeters**

Min.	Nom.	Max.		Symbols	Min.	Nom.	I
0.80	0.90	1.00		А	0.031	0.035	0
0.00	0.02	0.05		A1	0.000	0.001	0
(	).20 REF	=		A3	0	.008 RE	F
0.35	0.40	0.45		b	0.014	0.016	0
Į	5.00 BSC	~		D	0	.197 BS	С
1.975	2.125	2.225		D2	0.078	0.084	(
1.625	1.775	1.875		D3	0.064	0.070	0
2	4.00 BSC	;		E	0	.157 BS	С
2.500	2.650	2.750		E2	0.098	0.104	0
2.050	2.200	2.300		E3	0.081	0.087	0
(	).95 BSC	~		e	0	.037 BS	С
0.600	0.700	0.800		L	0.024	0.028	(
0.400	0.500	0.600		L1	0.016	0.020	0
(	0.30 REF	-		R	0	.012 RE	F
-	0.15	_		aaa	-	0.006	
-	0.10	-		bbb	-	0.004	
_	0.10	_		ccc	_	0.004	
_	0.08	-		ddd	_	0.003	
	0.80 0.00 0.35 1.975 1.625 2.500 2.050 0.600 0.400	0.80 0.90   0.00 0.02   0.20 REF 0.35   0.35 0.40   5.00 BSC 1.975   1.975 2.125   1.625 1.775   2.500 2.650   2.500 2.200   0.95 BSC 0.600   0.600 0.700   0.400 0.500   0.400 0.500   0.400 0.500   0.400 0.10   - 0.10   - 0.10	0.80 0.90 1.00   0.00 0.02 0.05   0.02 0.40 0.45   0.35 0.40 0.45   0.35 0.40 0.45   0.35 2.125 2.225   1.975 2.125 1.875   1.625 1.775 1.875   2.500 2.650 2.750   2.500 2.650 2.300   0.500 0.600 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600	0.80 0.90 1.00   0.00 0.02 0.05   0.20 REF 0.35 0.40 0.45   0.35 0.40 0.45    0.35 2.125 2.225    1.975 2.125 2.225    1.625 1.775 1.875   2.500 2.650 2.750   2.050 2.200 2.300   0.505 SSC    0.600 0.700 0.800   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.500 0.600   0.400 0.15 −   − 0.10 −   − 0.10 −	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		

#### Notes:

1. Dimensions and tolerancing conform to ASME Y14.5M-1994.

2. All dimensions are in millimeters.

3. The location of the terminal #1 identifier and terminal numbering convention conforms to JEDEC publication 95 SP-002.

A Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.


<u>5</u>Coplanarity applies to the terminals and all other bottom surface metallization.

6 Drawing shown are for illustration only.



# Tape Dimensions, 5x4 DFN-8


### Таре




UNIT: mm

P	Package	A0	В0	К0	D0	D1	Е	E1	E2	P0	P1	P2	Т
	0FN 5x4 12 mm)	5.30 ±0.10	4.30 ±0.10	1.20 ±0.10	1.50 Min. Typ.	<b>1.50</b> +0.10 / -0	12.00 ±0.30	1.75 ±0.10	5.50 ±0.10	8.00 ±0.10	4.00 ±0.20	2.00 ±0.10	0.30 ±0.05

#### Leader/Trailer and Orientation





# **Reel Dimensions, 5x4 DFN-8**







# Package Dimensions, Exposed Pad SO-8







#### **RECOMMENDED LAND PATTERN**



#### **Dimensions in millimeters**

Symbols	Min.	Nom.	Max.						
А	1.40	1.55	1.70						
A1	0.00	0.05	0.10						
A2	1.40	1.50	1.60						
В	0.31	0.406	0.51						
С	0.17	_	0.25						
D	4.80	4.96	5.00						
D0	3.20	3.40	3.60						
D1	3.10	3.30	3.50						
Е	5.80	6.00	6.20						
е	_	1.27	_						
E1	3.80	3.90	4.00						
E2	2.21	2.41	2.61						
E3	(	0.40 REF	=						
L	0.40	0.95	1.27						
У	_	_	0.10						
θ	0°	3°	8°						
L1–L1'	_	0.04	0.12						
L1	1.04 REF								

#### **Dimensions in inches**

Symbols Min Nom Max										
Symbols	Min.	Nom.	Max.							
A	0.055	0.061	0.067							
A1	0.000	0.002	0.004							
A2	0.055	0.059	0.063							
В	0.012	0.016	0.020							
С	0.007	—	0.010							
D	0.189	0.195	0.197							
D0	0.126	0.134	0.142							
D1	0.122	0.130	0.138							
E	0.228	0.236	0.244							
е	_	0.050								
E1	0.150	0.153	0.157							
E2	0.087	0.095	0.103							
E3	0	.016 RE	F							
L	0.016	0.037	0.050							
у	_	_	0.004							
θ	<b>0</b> °	3°	8°							
L1–L1'	_	0.002	0.005							
L1	0.041 REF									


#### Notes:

- 1. Package body sizes exclude mold flash and gate burrs.
- 2. Dimension L is measured in gauge plane.
- 3. Tolerance 0.10mm unless otherwise specified.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.
- 5. Die pad exposure size is according to lead frame design.
- 6. Followed from JEDEC MS-012

Rev. 1.1 September 2010




## **Tape and Reel Dimensions, Exposed Pad SO-8**




Package	A0	B0	К0	D0	D1	Е	E1	E2	P0	P1	P2	т
SO-8	6.40	5.20	-				-			4.00	2.00	0.25
(12mm)	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10

Reel



Tape Size	Reel Size	М	Ν	W	W1	Н	К	S	G	R	v
12mm	ø330				17.40	ø13.00	10.60	2.00		Ι	—
		±0.50	±0.10	±0.30	±1.00	+0.50/-0.20		±0.50			

## Leader/Trailer and Orientation



Rev. 1.1 September 2010


www.aosmd.com

ł

Κ



# Part Marking



Assembly Lot Code

This datasheet contains preliminary data; supplementary data may be published at a later date. Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.

Fab & Assembly Location

### LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

Year & Week Code

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.1 September 2010