

TwinDieTM DDR2 SDRAM

MT47H1G4 – 64 Meg x 4 x 8 Banks x 2 Ranks MT47H512M8 – 32 Meg x 8 x 8 Banks x 2 Ranks

Features

- · Uses 2Gb Micron die
- Two ranks (includes dual CS#, ODT, and CKE balls)
- Each rank has 8 internal banks for concurrent operation
- $V_{DD} = V_{DDO} = +1.8V \pm 0.1V$
- JEDEC-standard 63-ball FBGA
- Low-profile package 1.35mm MAX thickness

Functionality

The 4Gb (TwinDie™) DDR2 SDRAM uses Micron's 2Gb DDR2 monolithic die and has similar functionality. This TwinDie data sheet is intended to provide a general description, package dimensions, and the ballout only. Refer to Micron's 2Gb DDR2 data sheet for complete information or for specifications not included in this document.

Options	Marking
• Configuration	_
 64 Meg x 4 x 8 banks x 2 ranks 	1G4
 32 Meg x 8 x 8 banks x 2 ranks 	512M8
• FBGA package (Pb-free)	
- 63-ball FBGA (12mm x 14mm) Rev. A	THM
 63-ball FBGA (9mm x 11.5mm) Rev. C 	WTR
• Timing – cycle time ¹	
- 2.5ns @ CL = 6 (DDR2-800)	-25
-3.0ns @ CL = 5 (DDR2-667)	-3
-3.75ns @ CL = 4 (DDR2-533)	-37E
 Self refresh 	
 Standard 	None
 Operating temperature 	
- Commercial (0°C \leq T _C \leq 85°C)	None
Revision	:A/:C

Note: 1. CL = CAS (READ) latency.

Table 1: Key Timing Parameters

Speed		Data Rat	te (MT/s)					
Grade	CL = 3	CL = 4	CL = 5	CL = 6	^t RCD (ns)	^t RP (ns)	^t RC (ns)	^t RFC (ns)
-25	400	533	667	800	15	15	55	197.5
-3	400	533	667	n/a	15	15	55	197.5
-37E	400	533	n/a	n/a	15	15	55	197.5

Table 2: Addressing

Parameter	1 Gig x 4	512 Meg x 8
Configuration	64 Meg x 4 x 8 banks x 2 ranks	32 Meg x 8 x 8 banks x 2 ranks
Refresh count	8K	8K
Row address	A[14:0] (32K)	A[14:0] (32K)
Bank address	BA[2:0] (8)	BA[2:0] (8)
Column address	A[11, 9:0] (2K)	A[9:0] (1K)



Ball Assignments and Descriptions

Figure 1: 63-Ball FBGA - x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α									
В		F, NU/RDO						DQS#/NU	J V _{DDQ} NF, DQ7
C	NF, DQ6 V _{DDQ}	DQ1	DM, RDQ9)			DQS V _{DDQ}	V _{SSQ} DQ0	V _{DDQ}
D	NF, DQ4		DQ3				DQ2	V _{SSQ}	NF, DQ5
E	V _{DDL}	V _{REF}	V _{SS}				V _{SSDL}	CK	$\bigvee_{V_{DD}}$
F	332	CKE0	WE#				RAS#	CK#	ODT0
G	BA2	BA0	BA1				CAS#	CS0#	CS1#
Н	CKE1	A10	A1				A2	A0	V_{DD}
J	V _{SS}	A3	A5				A6	A4	ODT1
K		A7	A9				A11	A8	V _{SS}
L	V _{DD}	A12	A14				RFU	A13	

Note: 1. Dark balls (with ring) designate balls that differ from the monolithic versions.

Downloaded from Elcodis.com electronic components distributor



Table 3: FBGA 63-Ball Descriptions

Symbol	Туре	Description
A[14:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
BA[2:0]	Input	Bank address inputs: BA[2:0] define to which bank an ACTIVATE, READ, WRITE, or PRE-CHARGE command is being applied. BA[2:0] define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS/DQS#) is referenced to the crossings of CK and CK#.
CKE[1:0]	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides precharge power-down and SELF REFRESH operations (all banks idle), or ACTIVATE power-down (row active in any bank). CKE is synchronous for power-down entry, power-down exit, output disable, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_18 input but will detect a LVCMOS LOW level once VDD is applied during first power-up. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF-REFRESH operation, VREF must be maintained.
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple ranks. CS# is considered part of the command code.
DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls.
ODT[1:0]	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM. The ODT input will be ignored if disabled via the LOAD MODE command.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
DQ[3:0]	I/O	Data input/output: Bidirectional data bus for x4 configuration.
DQ[7:0]	I/O	Data input/output: Bidirectional data bus for x8 configuration.
DQS, DQS#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.



Table 3: FBGA 63-Ball Descriptions (Continued)

Symbol	Туре	Description
RDQS, RDQS#	I/O	Redundant data strobe: For the x8 configuration only. RDQS is enabled/disabled via the load mode command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, ball B3 becomes data mask (see DM ball). RDQS# is only used when RDQS is enabled and
V_{DD}	Supply	Power supply: 1.8V ±0.1V.
V_{DDQ}	Supply	DQ power supply: 1.8V ±0.1V. Isolated on the device for improved noise immunity.
V _{DDL}	Supply	DLL power supply: 1.8V ±0.1V.
V _{REF}	Supply	SSTL_18 reference voltage (V _{DDQ} /2).
V _{SS}	Supply	Ground.
V _{SSDL}	Supply	DLL ground: Isolated on the device from V_{SS} and V_{SSQ} .
V _{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
NF	_	No function: These balls are no function on the x4 configuration.
NU	-	Not used: For the x8 configuration only. If $EMR(E10) = 0$, $A2 = RDQS\#$ and $A8 = DQS\#$. If $EMR(E10) = 1$, $A2$ and $A8$ are not used.
RFU	_	Reserved for future use.





Functional Description

The 4Gb (TwinDie) DDR2 SDRAM is a high-speed, CMOS dynamic random access memory device containing 4,294,967,296 bits and internally configured as two 8-bank 2Gb DDR2 SDRAM devices.

Although each die is tested individually within the dual-die package, some TwinDie test results may vary from a like-die tested within a monolithic die package.

Each DDR2 SDRAM die uses a double data rate architecture to achieve high-speed operation. The DDR2 architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

Addressing of the TwinDie is identical to the monolithic device. Additionally, multiple chip selects select the desired rank.

This TwinDie data sheet is intended to provide a general description, package dimensions, and the ballout only. Refer to the Micron 2Gb DDR2 data sheet for complete information regarding individual die initialization, register definition, command descriptions, and die operation.



Functional Block Diagrams

Figure 2: 64 Meg x 4 x 8 Banks x 2 Ranks







Figure 3: 32 Meg x 8 x 8 Banks x 2 Ranks





Electrical Specifications - Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions oustide those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 4: Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V _{DD} supply voltage relative to V _{SS}	V _{DD}	1.0	2.3	V	1
V_{DDQ} supply voltage relative to V_{SSQ}	V _{DDQ}	0.5	2.3	V	1, 2
V _{DDL} supply voltage relative to V _{SSL}	V _{DDL}	0.5	2.3	V	1
Voltage on any ball relative to V _{SS}	V _{IN} , V _{OUT}	0.5	2.3	V	3
Input leakage current; any input $0V \le V_{IN} \le V_{DD}$; all other balls not under test = $0V$	l _l	10	10	μΑ	
Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$; DQ and ODT disabled	l _{OZ}	10	10	μА	
V _{REF} leakage current; V _{REF} = valid V _{REF} level	I _{VREF}	4	4	μΑ	

Notes:

- V_{DD}, V_{DDQ}, and V_{DDL} must be within 300mV of each other at all times; this is not required when power is ramping down.
- 2. $V_{REF} \le 0.6 \text{ x } V_{DDQ}$; however, V_{REF} may be $\ge V_{DDQ}$ provided that $V_{REF} \le 300 \text{mV}$.
- 3. Voltage on any I/O may not exceed voltage on V_{DDQ} .

Temperature and Thermal Impedance

It is imperative that the DDR2 SDRAM device's temperature specifications, shown in the following table, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 6 (page 9) for the applicable and available die revision and packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications," prior to using the thermal impedances listed below. For designs that are expected to last several years and require the flexibility to use several DRAM die shrinks, consider using final target theta values (rather than existing values) to account for increased thermal impedances from the die size reduction.

The DDR2 SDRAM device's safe junction temperature range can be maintained when the $T_{\rm C}$ specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required in order to satisfy the case temperature specifications.




Table 5: Temperature Limits

Parameter	Symbol	Min	Max	Units	Notes
Storage temperature	T _{STG}	-55	150	°C	1
Operating temperature: commercial	T _C	0	85	°C	2, 3

Notes

- MAX storage case temperature T_{STG} is measured in the center of the package, as shown in the figure below. This case temperature limit is allowed to be exceeded briefly during package reflow, as noted in Micron technical note TN-00-15, "Recommended Soldering Parameters."
- 2. MAX operating case temperature T_C is measured in the center of the package, as shown below.
- 3. Device functionality is not guaranteed if the device exceeds maximum T_{C} during operation.

Figure 4: Example Temperature Test Point Location



Lmm x Wmm FGBA

Table 6: Thermal Impedance

Die Revision	Package	Substrate	Θ JA (°C/W) Airflow = 0m/s	Θ JA (°C/W) Airflow = 1m/s	Θ JA (°C/W) Airflow = 2m/s	⊖ JB (°C/W)	Θ JC (°C/W)	Notes
Α	63-ball	2-layer	49.4	35.1	29.6	25.7	3.2	1
		4-layer	36.2	28.4	24.9	23.9		
С	63-ball	2-layer	62.6	45.3	39.2	28.5	3.5	1
		4-layer	45.8	36.5	32.9	28.1		

Note: 1. Thermal resistance data is based on a number of samples from multiple lots and should be viewed as a typical number.



Electrical Specifications – ICDD Parameters

Table 7: DDR2 I_{DD} Specifications and Conditions (Die Revision A)

Notes: 1-8 apply to the entire table

Notes. 1–6 apply to the entire table	C						
Parameter/Condition	Com- bined Symbol	Individual Die Status	Bus Width	-25	-3E/-3	-37E	Units
Operating one bank active-precharge current : ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RC = {}^{t}RC (I_{DD}), {}^{t}RAS = {}^{t}RAS MIN (I_{DD}); CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)$	I _{CDD0}	I _{CDD0} = I _{DD0} + 13	x4, x8	128	113	103	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL (I_{DD})$, $AL = 0$; ${}^tCK = {}^tCK (I_{DD})$, ${}^tRC = {}^tRC (I_{DD})$, ${}^tRAS = {}^tRAS$ MIN (I_{DD}) , ${}^tRCD = {}^tRCD (I_{DD})$; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data pattern is same as I_{DD4W} (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD1}	I _{CDD1} = I _{DD1} + 13	x4, x8	178	158	118	mA
Precharge power-down current: All banks idle; ^t CK = ^t CK (I _{DD}); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I _{CDD2P}	$I_{CDD2P} = I_{DD2P} + I_{DD2P}$	x4, x8	20	20	20	mA
Precharge quiet standby current: All banks idle; ^t CK = ^t CK (I _{DD}); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I _{CDD2Q}	$I_{CDD2Q} = I_{DD2Q} + I_{DD2P}$	x4, x8	73	63	53	mA
Precharge standby current: All banks idle; ${}^{t}CK = {}^{t}CK$ (I_{DD}); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD2N}	I _{CDD2N} = I _{DD2N} + 13	x4, x8	83	73	63	mA
Active power-down current: All banks open; ^t CK = ^t CK (I _{DD}); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating (individ-	I _{CDD3P}	Fast PDN ex- it MR[12] = 0	x4, x8	53	48	43	mA
ual die status: $I_{CDD3P} = I_{DD3P} + I_{DD2P}$)		Slow PDN exit MR[12] = 1	x4, x8	24	24	24	
Active power-down current: All banks open; ${}^{t}CK = {}^{t}CK \ (I_{DD}); CKE $ is LOW; Other control and address bus inputs are stable; Data bus inputs are floating (individual die status: $I_{CDD3P} = I_{DD3P} + I_{DD2P}$)	I _{CDD3N}	I _{CDD3N} = I _{DD3N} + 13	x4, x8	78	68	58	mA
Active standby current: All banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD4W}	I _{CDD4W} = I _{DD4W} + 13	x4, x8	193	163	143	mA



Table 7: DDR2 I_{DD} Specifications and Conditions (Die Revision A) (Continued)

Notes: 1-8 apply to the entire table

Notes. 1 6 apply to the entire table							
Parameter/Condition	Com- bined Symbol	Individual Die Status	Bus Width	-25	-3E/-3	-37E	Units
Operating burst read current: All banks open, continuous burst reads, lout = 0mA; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD}), {}^{t}RP = {}^{t}RP (I_{DD}); CKE is HIGH, CS# is HIGH between valid commands; address bus {}^{d}DDP condition, but with inputs switching)$	I _{CDD4R}	I _{CDD4R} = I _{DD4R} + 13	x4, x8	203	183	163	mA
Burst refresh current: ${}^{t}CK = {}^{t}CK \ (I_{DD});$ refresh command at every ${}^{t}RFC(I_{DD})$ interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD5}	I _{CDD5} = I _{DD5} + 13	x4, x8	313	293	273	mA
Self refresh current: CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	I _{CDD6}	I _{CDD6} = I _{DD6} + I _{DD6}	x4, x8	20	20	20	mA
Operating bank interleave read current: All bank interleaving reads, lout = 0mA; BL = 4, CL = CL (I_{DD}), AL = $^{t}RCD (I_{DD}) - 1 \times ^{t}CK (I_{DD})$; $^{t}CK = ^{t}CK (I_{DD})$, $^{t}RC = ^{t}RC (I_{DD})$, $^{t}RCD = ^{t}RRD (I_{DD})$, $^{t}RCD = ^{t}RCD (Idd)$; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are stable during deselects; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD7}	I _{CDD7} = I _{DD7} + 13	x4, x8	403	353	308	mA

- Notes: 1. I_{CDD}/I_{DD} specifications are tested after the device is properly initialized. $0^{\circ}C \le T_{C} \le +85^{\circ}C$. $V_{DD} = V_{DDQ} = +1.8V \pm 0.1V$; $V_{DDL} = +1.8V \pm 0.1V$; $V_{REF} = V_{DDQ}/2$.
 - 2. I_{CDD}/I_{DD} parameters are specified with ODT disabled.
 - 3. Data bus consists of DQ, DM, DQS, DQS#, RDQS, and RDQS#. Idd values must be met with all combinations of EMR bits 10 and 11.
 - 4. ICDD/IDD values must be met with all combinations of EMR bits 10 and 11.
 - 5. Definitions for I_{CDD}/I_{DD} conditions:

 $V_{IN(AC)} \le V_{IL(AC)max}$ LOW

HIGH $V_{IN} \ge V_{IH(AC)min}$

Inputs stable at a HIGH or LOW level **Stable**

Inputs at $V_{REF} = V_{DDO}/2$ Floating

Switching Inputs changing between HIGH and LOW every other clock cycle (once per

two clocks) for address and control signals

Switching Inputs changing between HIGH and LOW every other data transfer (once

per clock) for DQ signals, not including masks or strobes

- 6. I_{DD1} , I_{DD4R} , and I_{DD7} require A12 in EMR1 to be enabled during testing.
- 7. I_{CDD} values reflect the combined current of both individual die. I_{DDx} represents individual die values.
- 8. The following I_{DD} values must be derated (I_{DD} limits increase) on IT-option or on AT-option devices when operated outside of the range $0^{\circ}C \le T_C \le 85^{\circ}C$:



4Gb: x4, x8 TwinDie DDR2 SDRAM Electrical Specifications – I_{CDD} Parameters

When I_{DD2P} and I_{DD3P}(SLOW) must be derated by 4%; I_{DD4R} and I_{DD5W} must be derat-

 $T_C \le 0$ °C ed by 2%; and I_{DD6} and I_{DD7} must be derated by 7%

When I_{DD0} , I_{DD1} , I_{DD2N} , I_{DD2Q} , I_{DD3N} , $I_{DD3P(FAST)}$, I_{DD4R} , I_{DD4W} , and I_{DD5W} must be derat- $T_C \ge 85^{\circ}C$ ed by 2%; I_{DD2P} must be derated by 20%; I_{DD3P} slow must be derated by

30%; and I_{DD6} must be derated by 80% (I_{DD6} will increase by this amount if

T_C < 85°C and the 2X refresh option is still enabled)

Table 8: DDR2 I_{DD} Specifications and Conditions (Die Revision C)

Notes: 1–8 apply to the entire table

Parameter/Condition	Combined Symbol	Individual Die Status	Bus Width	-25	-3E/-3	Units
Operating one bank active-precharge current : ${}^tCK = {}^tCK (I_{DD})$, ${}^tRC = {}^tRC (I_{DD})$, ${}^tRAS = {}^tRAS$ MIN (I_{DD}) ; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD0}	I _{CDD0} = I _{DD0} + I _{CDD2P}	x4, x8	92	87	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL (I_{DD})$, $AL = 0$; ${}^tCK = {}^tCK (I_{DD})$, ${}^tRC = {}^tRC (I_{DD})$, ${}^tRAS = {}^tRAS$ MIN (I_{DD}) , ${}^tRCD = {}^tRCD (I_{DD})$; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data pattern is same as I_{DD4W} (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD1}	I _{CDD1} = I _{DD1} + I _{CDD2P}	x4, x8	107	102	mA
Precharge power-down current: All banks idle; ^t CK = ^t CK (I _{DD}); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I _{CDD2P}	$I_{CDD2P} = I_{DD2P} + I_{DD2P}$	x4, x8	24	24	mA
Precharge quiet standby current: All banks idle; ^t CK = ^t CK (I _{DD}); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I _{CDD2Q}	$I_{CDD2Q} = I_{DD2Q} + I_{DD2P}$	x4, x8	47	42	mA
Precharge standby current: All banks idle; ${}^{t}CK = {}^{t}CK (I_{DD})$; CKE is HIGH, CS# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD2N}	$I_{CDD2N} = I_{DD2N} + I_{CDD2P}$	x4, x8	52	47	mA
Active power-down current: All banks open; tCK = tCK (I _{DD}); CKE is LOW; Other control and address bus in-	I _{CDD3P}	Fast PDN exit MR[12] = 0	x4, x8	42	37	mA
puts are stable; Data bus inputs are floating (individual die status: $I_{CDD3P} = I_{DD3P} + I_{DD2P}$)		Slow PDN exit MR[12] = 1	x4, x8	26	26	
Active power-down current: All banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating (individual die status: $I_{CDD3P} = I_{DD3P} + I_{DD2P}$)	I _{CDD3N}	$I_{CDD3N} = I_{DD3N} + I_{CDD2P}$	x4, x8	62	57	mA
Active standby current: All banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD4W}	I _{CDD4W} = I _{DD4W} + I _{CDD2P}	x4, x8	162	142	mA



Table 8: DDR2 IDD Specifications and Conditions (Die Revision C) (Continued)

Notes: 1-8 apply to the entire table

Notes: 1 6 apply to the entire table	Combined	Individual	Bus			
Parameter/Condition	Symbol	Die Status	Width	-25	-3E/-3	Units
Operating burst read current: All banks open, continuous burst reads, lout = 0mA; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK$ (I_{DD}), ${}^{t}RAS = {}^{t}RAS$ MAX (I_{DD}), ${}^{t}RP = {}^{t}RP$ (I_{DD}); CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD4R}	I _{CDD4R} = I _{DD4R} + I _{CDD2P}	x4, x8	162	142	mA
Burst refresh current: t CK = t CK (I_{DD}); refresh command at every t RFC(I_{DD}) interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)		I _{CDD5} = I _{DD5} + I _{CDD2P}	x4, x8	197	177	mA
Self refresh current: CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	I _{CDD6}	I _{CDD6} = I _{DD6} + I _{DD6}	x4, x8	24	24	mA
Operating bank interleave read current: All bank interleaving reads, lout = 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD$ (I_{DD}) - 1 x ${}^{t}CK$ (I_{DD}); ${}^{t}CK$ = ${}^{t}CK$ (I_{DD}), ${}^{t}RC$ = ${}^{t}RC$ (I_{DD}), ${}^{t}RRD$ = ${}^{t}RRD$ (I_{DD}), ${}^{t}RCD$ = ${}^{t}RCD$ (Idd); CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are stable during deselects; Data bus inputs are switching (inactive die is in I_{DD2P} condition, but with inputs switching)	I _{CDD7}	I _{CDD7} = I _{DD7} + I _{CDD2P}	x4, x8	262	237	mA

- Notes: 1. I_{CDD}/I_{DD} specifications are tested after the device is properly initialized. $0^{\circ}C \le T_{C} \le +85^{\circ}C$. $V_{DD} = V_{DDQ} = +1.8V \pm 0.1V$; $V_{DDL} = +1.8V \pm 0.1V$; $V_{REF} = V_{DDQ}/2$.
 - 2. I_{CDD}/I_{DD} parameters are specified with ODT disabled.
 - 3. Data bus consists of DQ, DM, DQS, DQS#, RDQS, and RDQS#. Idd values must be met with all combinations of EMR bits 10 and 11.
 - 4. ICDD/IDD values must be met with all combinations of EMR bits 10 and 11.
 - 5. Definitions for I_{CDD}/I_{DD} conditions:

 $V_{IN(AC)} \le V_{IL(AC)max}$ LOW

HIGH $V_{IN} \ge V_{IH(AC)min}$

Inputs stable at a HIGH or LOW level **Stable**

Inputs at $V_{REF} = V_{DDO}/2$ Floating

Switching Inputs changing between HIGH and LOW every other clock cycle (once per

two clocks) for address and control signals

Switching Inputs changing between HIGH and LOW every other data transfer (once per clock) for DQ signals, not including masks or strobes

6. I_{DD1} , I_{DD4R} , and I_{DD7} require A12 in EMR1 to be enabled during testing.

- 7. I_{CDD} values reflect the combined current of both individual die. I_{DDx} represents individual die values.
- 8. The following I_{DD} values must be derated (I_{DD} limits increase) on IT-option or on AT-option devices when operated outside of the range $0^{\circ}C \le T_C \le 85^{\circ}C$:



4Gb: x4, x8 TwinDie DDR2 SDRAM Electrical Specifications – I_{CDD} Parameters

When I_{DD2P} and $I_{DD3P(SLOW)}$ must be derated by 4%; I_{DD4R} and I_{DD5W} must be derat-

 $T_C \le 0^{\circ}C$ ed by 2%; and I_{DD6} and I_{DD7} must be derated by 7%

When I_{DD0} , I_{DD1} , I_{DD2N} , I_{DD2Q} , I_{DD3N} , $I_{DD3P(FAST)}$, I_{DD4R} , I_{DD4W} , and I_{DD5W} must be derat- $T_C \ge 85^{\circ}C$ ed by 2%; I_{DD2P} must be derated by 20%; I_{DD3P} slow must be derated by


30%; and I_{DD6} must be derated by 80% (I_{DD6} will increase by this amount if

T_C < 85°C and the 2X refresh option is still enabled)



Package Dimensions

Figure 5: 63-Ball FBGA (12mm x 14mm) (THM)




Note: 1. All dimensions are in millimeters.

12 ±0.15



Figure 6: 63-Ball FBGA (9mm x 11.5mm) (WTR)



Note: 1. All dimensions are in millimeters.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc. TwinDie is a trademark of Micron Technology, Inc.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.