

Numonyx[®] AxcellTM Flash Memory (P33-65nm)

256-Mbit, 512-Mbit (256M/256M)

Datasheet

Product Features

- High performance:
 - 95ns initial access time for Easy BGA
 - 105ns initial access time for TSOP
 - 25ns 16-word asynchronous-page read mode
 - 52MHz (Easy BGA) with zero wait states, 17ns clock-to-data output synchronousburst read mode
 - -4-, 8-, 16-, and continuous-word options for burst mode
 - Buffered Enhanced Factory Programming at
 Software: 2.0MByte/s (typ) using 512-word buffer
 - 3.0V buffered programming at 1.14 MByte/ s (Typ) using 512-word buffer
- Architecture:
 - Multi-Level Cell Technology: Highest Density at Lowest Cost
 - Asymmetrically-blocked architecture
 - Four 32-KByte parameter blocks: top or bottom configuration
 - 128-KByte main blocks
 - Blank Check to verify an erase block
- Voltage and Power:
 - V_{CC} (core) voltage: 2.3 V 3.6 V
 - V_{CCO} (I/O) voltage: 2.3 V 3.6 V
 - Standby current: 65uA (Typ) for 256-Mbit
 - Continuous synchronous read current: 21 mA (Typ)/24 mA (Max) at 52 MHz

- Security:
 - One-Time Programmable Registers:
 - 64 unique factory device identifier bits
 - 2112 user-programmable OTP bits
 - Absolute write protection: $V_{PP} = V_{SS}$
 - Power-transition erase/program lockout
 - Individual zero-latency block locking
 - Individual block lock-down capability
 - Password Access feature
- - 25µs (Typ) program suspend
 - 25µs (Typ) erase suspend
 - Numonyx[™] Flash Data Integrator optimized
 - Basic Command Set and Extended Function Interface Command Set compatible
 - Common Flash Interface capable
- Density and Packaging
 - 56-Lead TSOP package (256-Mbit only)
 - 64-Ball Easy BGA package (256, 512-Mbit)
 - 16-bit wide data bus
- Quality and Reliability
 - JESD47E Compliant
 - Operating temperature: -40 °C to +85 °C
 - Minimum 100,000 erase cycles per block
 - 65nm ETOX[™] X process technology

Datasheet

Mar 2010 Order Number: 320003-09 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX[™] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx, the Numonyx logo, and Axcell are trademarks or registered trademarks of Numonyx, B.V. or its subsidiaries in other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010, Numonyx, B.V., All Rights Reserved.

Contents

1.0	Functional Description51.1Introduction51.2Overview51.3Virtual Chip Enable Description61.4Memory Maps7
2.0	Package Information 8 2.1 56-Lead TSOP 8 2.2 64-Ball Easy BGA Package 9
3.0	Ballouts
4.0	Signals 13 4.1 Dual-Die Configurations 14
5.0	Bus Operations 15 5.1 Read 15 5.2 Write 15 5.3 Output Disable 15 5.4 Standby 16 5.5 Reset 16
6.0	Command Set176.1Device Command Codes176.2Device Command Bus Cycles18
7.0	Read Operation217.1Asynchronous Page-Mode Read217.2Synchronous Burst-Mode Read217.3Read Device Identifier227.4Read CFI22
8.0	Program Operation238.1Word Programming238.2Buffered Programming238.3Buffered Enhanced Factory Programming248.4Program Suspend268.5Program Resume278.6Program Protection27
9.0	Erase Operation289.1Block Erase289.2Blank Check289.3Erase Suspend299.4Erase Resume299.5Erase Protection29
10.0	Security 30 10.1 Block Locking 30 10.2 Selectable OTP Blocks 32 10.3 Password Access 32
11.0	Status Register
	11.1Read Configuration Register
12.0	Power and Reset Specifications

	12.1	Power-Up and Power-Down	43
	12.2	Reset Specifications	43
	12.3	Power Supply Decoupling	44
13.0	Maxiı	mum Ratings and Operating Conditions	45
	13.1	Absolute Maximum Ratings	45
	13.2	Operating Conditions	45
14.0	Flect	rical Specifications	46
	14 1	DC Current Characteristics	46
	14.2	DC Voltage Characteristics	47
15 0		haracteristics	48
10.0	15 1	AC Test Conditions	48
	15.2	Canacitance	40 49
	15.3	AC Read Specifications	49
	15.4	AC Write Specifications	54
	15.5	Program and Erase Characteristics	58
16 0	Orde	ring Information	59
10.0	16 1	Discrete Products	59
	16.2	SCSP Products	60
•	Cumm	lemental Deference Information	сı
A	Supp		01
	A.I	Common Flash Interface	01 72
	A.Z A 3	View State Machine	72 81
_	,		01 07
в	Conv	entions - Additional Documentation	87
	B.1	Acronyms	8/
	в.2	Definitions and Terms	87
С	Revis	sion History	89

1.0 Functional Description

1.1 Introduction

This document provides information about the Numonyx[®] Axcell[™] Flash Memory (P33-65nm) device and describes its features, operations, and specifications.

P33-65nm is the latest generation of Numonyx[®] Axcell[™] Flash Memory (P33-65nm) devices. P33-65nm device will be offered in 64-Mbit up through 2-Gbit densities. This document covers specifically 256-Mbit and 512-Mbit (256M/256M) product information. Benefits include more density in less space, high-speed interface NOR device, and support for code and data storage. Features include high-performance synchronous-burst read mode, fast asynchronous access times, low power, flexible security options, and two industry-standard package choices.

P33-65nm is manufactured using Numonyx[™] 65nm process technology.

1.2 Overview

This family of devices provides high performance at low voltage on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage.

Upon initial power-up or return from reset, the device defaults to asynchronous pagemode read. Configuring the RCR enables synchronous burst-mode reads. In synchronous burst mode, output data is synchronized with a user-supplied clock signal. A WAIT signal provides an easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast factory program and erase operations. Designed for low-voltage systems, the P33 Family Flash memory supports read operations with VCC at 3.0V, and erase and program operations with VPP at 3.0V or 9.0V. Buffered Enhanced Factory Programming provides the fastest flash array programming performance with VPP at 9.0V, which increases factory throughput. With VPP at 3.0V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when VPP $\leq V_{PPLK}$.

The Command User Interface is the interface between the system processor and all internal operations of the device. An internal Write State Machine automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

An industry-standard command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations. Data is programmed in word increments (16 bits).

The P33 Family Flash memory one-time-programmable (OTP) register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. The P33-65nm device adds enhanced protection via Password Access Mode which allows user to protect write and/or read access to the defined blocks. In addition, the P33 Family Flash memory may also provide the OTP permanent lock feature backward compatible to the P33-130nm device.

1.3 Virtual Chip Enable Description

The 512-Mbit P33 Family Flash memory employs a Virtual Chip Enable which combines two 256-Mbit die with a common chip enable, CE# for Easy BGA packages. Address A25 is then used to select between the die pair with CE# asserted, depending upon the package option used. When chip enable is asserted and A25 is low (V_{IL}), The lower parameter die is selected; when chip enable is asserted and A25 is high (V_{IH}), the upper parameter die is selected.

Table 1: Flash Die Virtual Chip Enable Truth Table for 512 Mbit Easy BGA Package

Die Selected	CE#	A25
Lower Param Die	L	L
Upper Param Die	L	Н

1.4 Memory Maps



Figure 1: P33-65nm Memory Map

2.0 Package Information

2.1 56-Lead TSOP



Figure 2: TSOP Mechanical Specifications (256-Mbit)

Table 2:	TSOP Package Dimensions	(Sheet 1 of 2)
----------	-------------------------	----------------

Broduct Information	Symbol	Millimeters				Nata		
	Symbol	Min	Nom	Max	Min	Nom	Max	Note
Package Height	А	-	-	1.200	-	-	0.047	
Standoff	A ₁	0.050	-	-	0.002	-	-	
Package Body Thickness	A ₂	0.965	0.995	1.025	0.038	0.039	0.040	
Lead Width	b	0.100	0.150	0.200	0.004	0.006	0.008	
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008	
Package Body Length	D_1	18.200	18.400	18.600	0.717	0.724	0.732	Note
Package Body Width	E	13.800	14.000	14.200	0.543	0.551	0.559	Note
Lead Pitch	е	-	0.500	-	-	0.0197	-	
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795	
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028	

Product Information	Symbol		Millimeters			Note		
	Symbol	Min	Nom	Max	Min	Nom	Max	Note
Lead Count	N	-	56	-	-	56	-	
Lead Tip Angle	θ	0°	3°	5°	0°	3°	5°	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.004	
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014	

Table 2: TSOP Package Dimensions (Sheet 2 of 2)

Notes:

1.

One dimple on package denotes Pin 1. If two dimples, then the larger dimple denotes Pin 1.

2. 3. Pin 1 will always be in the upper left corner of the package, in reference to the product mark.

2.2 64-Ball Easy BGA Package





Broduct Information	Symbol		Millimeter	s		Notos		
	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height	А	-	-	1.200	-	-	0.0472	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness	A2	-	0.780	-	-	0.0307	-	
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	Note
Package Body Length	E	12.900	13.000	13.100	0.5079	0.5118	0.5157	Note
Pitch	[e]	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	Ν	-	64	-	-	64	-	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	Note
Corner to Ball A1 Distance Along E	S2	2.900	3.000	3.100	0.1142	0.1181	0.1220	Note

Table 3: Easy BGA Package Dimensions

Note: Daisy Chain Evaluation Unit information is at Numonyx[™] Flash Memory Packaging Technology http:// developer.numonyx.com/design/flash/packtech.

Γ

Ballouts 3.0

Figure 4: 56-Lead TSOP Pinout (256-Mbit)

Notes:

1. 2. 3. 4.

A1 is the least significant address bit. A24 is valid for 256-Mbit densities; otherwise, it is a no connect (NC). No Internal Connection on VCC Pin 13; it may be driven or floated. For legacy designs, pin can be tied to Vcc. One dimple on package denotes Pin 1, which will always be in the upper left corner of the package, in reference to the product mark.



Figure 5: 64-Ball Easy BGA Ballout (256-Mbit, 512-Mbit)

Notes:

- A1 is the least significant address bit.
- 1. 2.
- 3.
- A24 is valid for 256-Mbit densities and above; otherwise, it is a no connect. A25 is valid for 512-Mbit densities; otherwise, it is a no connect. One dimple on package denotes A1 Pin, which will always be in the upper left corner of the package, in reference to the 4. product mark.

4.0 Signals

Table 4:	TSOP and Easy	BGA Signal	Descriptions	(Sheet 1	of 2)
----------	---------------	------------	--------------	----------	-------

Symbol	Туре	Name and Function
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 256-Mbit: A[24:1]; 512-Mbit: A[25:1]. <i>Note:</i> The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A25 high (V_{IH}).
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles; outputs data during reads of memory, status register, OTP register, and read configuration register. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low. WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
CE#	Input	CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. WARNING: All chip enables must be high when device is not in use.
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. RCR[10], (WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. In asynchronous page mode, and all write modes, WAIT is deasserted.
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock- down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.
VPP	Power/ Input	ERASE AND PROGRAM POWER: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when VPP \leq V _{PPLK} . Block erase and program at invalid VPP voltages should not be attempted. Set VPP = V _{PPL} for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V _{IH} level of VPP can be as low as V _{PPL} min. VPP must remain above V _{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations. V _{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	DEVICE CORE POWER SUPPLY: Core (logic) source voltage. Writes to the flash array are inhibited when VCC \leq V _{LKO} . Operations at invalid VCC voltages should not be attempted.
VCCQ	Power	OUTPUT POWER SUPPLY: Output-driver source voltage.
VSS	Power	GROUND: Connect to system ground. Do not float any VSS connection.

Symbol	Туре	Name and Function
RFU	-	RESERVED FOR FUTURE USE: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Don't Use (DU) signal.
DU	-	DON'T USE: Do not connect to any other signal, or power supply; must be left floating.
NC	-	NO CONNECT: No internal connection; can be driven or floated.

 Table 4:
 TSOP and Easy BGA Signal Descriptions (Sheet 2 of 2)

4.1 Dual-Die Configurations

Figure 6: 512-Mbit Easy BGA Block Diagram



Note: $A_{max} = V_{IH}$ selects the Top parameter Die; $A_{max} = V_{IL}$ selects the Bottom Parameter Die.

5.0 Bus Operations

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O bus.

In asynchronous mode, the address is latched when ADV# goes high or continuously flows through if ADV# is held low. In synchronous mode, the address is latched by the first of either the rising ADV# edge or the next valid CLK edge with ADV# low (WE# and RST# must be V_{IH} ; CE# must be V_{IL}).

Bus cycles to/from the P33-65nm device conform to standard microprocessor bus operations. Table 5, "Bus Operations Summary" summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

Bus Operation		RST#	CLK	ADV#	CE#	OE#	WE#	WAIT	DQ[15:0]	Notes
Read	Asynchronous	$V_{\rm IH}$	х	L	L	L	Н	Deasserted	Output	
	Synchronous	$V_{\rm IH}$	Running	L	L	L	Н	Driven	Output	
Write		V _{IH}	Х	L	L	Н	L	High-Z	Input	1
Output Disable		V _{IH}	Х	Х	L	Н	Н	High-Z	High-Z	2
Standby		V _{IH}	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		V _{IL}	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

Table 5: Bus Operations Summary

Notes:

1. Refer to the Table 7, "Command Bus Cycles" on page 19 for valid DQ[15:0] during a write

operation.X = Don't Care (H or L).

3. RST# must be at $V_{SS} \pm 0.2$ V to meet the maximum specified power-down current.

5.1 Read

To perform a read operation, RST# and WE# must be deasserted while CE# and OE# are asserted. CE# is the device-select control. When asserted, it enables the flash memory device. OE# is the data-output control. When asserted, the addressed flash memory data is driven onto the I/O bus.

5.2 Write

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 7, "Command Bus Cycles" on page 19 shows the bus cycle sequence for each of the supported device commands, while Table 6, "Command Codes and Definitions" on page 17 describes each command. See Section 15.0, "AC Characteristics" on page 48 for signal-timing details.

Note: Write operations with invalid VCC and/or VPP voltages can produce spurious results and should not be attempted.

5.3 Output Disable

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a high-impedance (High-Z) state, WAIT is also placed in High-Z.

5.4 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current, I_{CCS} , is the average current measured over any 5 ms time interval, 5 μ s after CE# is deasserted. During standby, average current is measured over the same time interval 5 μ s after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

5.5 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Numonyx allow proper CPU initialization following a system reset through the use of the RST# input. RST# should be controlled by the same low-true reset signal that resets the system CPU.

After initial power-up or reset, the device defaults to asynchronous Read Array mode, and the Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a process which takes a minimum amount of time to complete. When RST# has been deasserted, the device is reset to asynchronous Read Array state.

Note: If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, because the data may have been only partially written or erased.

When returning from a reset (RST# deasserted), a minimum wait is required before the initial read access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can be initiated. After this wake-up interval passes, normal operation is restored. See Section 15.0, "AC Characteristics" on page 48 for details about signal-timing.

6.0 Command Set

6.1 Device Command Codes

The system Central Processing Unit provides control of all in-system read, write, and erase operations of the device via the system bus. The on-chip WSM manages all block-erase and word-program algorithms.

Device commands are written to the CUI to control all flash memory device operations. The CUI does not occupy an addressable memory location; it is the mechanism through which the flash device is controlled. Table 6 shows valid device command codes and descriptions.

Mode	Code	Device Mode	Description
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].
	0x70	Read Status Register	Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. SR data is output on DQ[7:0].
Read	0×90	Read Device ID or Configuration Register	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Configuration Register data, Block Lock status, or OTP register data on DQ[15:0].
	0x98	Read Query	Places the device in Read Query mode. Subsequent reads output Common Flash Interface information on DQ[7:0].
	0x50	Clear Status Register	The WSM can only set SR error bits. The Clear Status Register command is used to clear the SR error bits.
	0x40	Word Program Setup	First cycle of a 2-cycle programming command; prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.
Write	0xE8	Buffered Program	This command loads a variable number of words up to the buffer size of 512 words onto the program buffer.
	0xD0	Buffered Program Confirm	The confirm command is Issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.
	0×80	BEFP Setup	First cycle of a 2-cycle command; initiates the BEFP mode. The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.
	0×20	Block Erase Setup	First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command. If the next command <i>is not</i> the Erase Confirm (0xD0) command, the CUI sets Status Register bits SR [5,4], and places the device in Read Status Register mode.
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During block- erase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads.

Table 6: Command Codes and Definitions (Sheet 1 of 2)

Mode	Code	Device Mode	Description
Suspend	0×B0	Program or Erase Suspend	This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR.2 (program suspended) or SR 6 (erase suspended), along with SR.7 (ready). The WSM remains in the suspend mode regardless of control signal states (except for RST# asserted).
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.
Protection	0x60	Block lock Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets SR.5 and SR.4, indicating a command sequence error.
	0x01	Block lock	If the previous command was Block Lock Setup (0x60), the addressed block is locked.
	0xD0	Unlock Block	If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no effect.
	0x2F	Lock-Down Block	If the previous command was Block Lock Setup (0x60), the addressed block is locked down.
	0xC0	Protection program setup	First cycle of a 2-cycle command; prepares the device for a OTP register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm to program data the the OTP array.
Configuration	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration. If the Set Read Configuration Register command (0x03) is not the next command, the CUI sets Status Register bits SR.5 and SR.4, indicating a command sequence error.
Comgulation	0x03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[15:0]to the Read Configuration Register. Following a Configure RCR command, subsequent read operations access array data.
blank chock	0xBC	Blank Check	First cycle of a 2-cycle command; initiates the Blank Check operation on a main block.
biank check	0xD0	Blank Check Confirm	Second cycle of blank check command sequence; it latches the block address and executes blank check on the main array block.
other0xEBExtended Function Interface commandThis command is used in extended function interface. fin cycle command second cycle is a Sub-Op-Code, the dat cycle is one less than the word count; the allowable vali through 511. The subsequent cycles load data words int at a specified address until word count is achieved.			This command is used in extended function interface. first cycle of a multiple- cycle command second cycle is a Sub-Op-Code, the data written on third cycle is one less than the word count; the allowable value on this cycle are 0 through 511. The subsequent cycles load data words into the program buffer at a specified address until word count is achieved.

 Table 6:
 Command Codes and Definitions (Sheet 2 of 2)

6.2 Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the CUI. See Table 7, "Command Bus Cycles" on page 19. Several commands are used to modify array data including Word Program and Block Erase commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.

Mode	Command	Bus	F	irst Bus Cy	cle	Second Bus Cycle			
Houe	Command	Cycles	Oper	Addr ⁽¹⁾	Data ⁽²⁾	Oper	Addr ⁽¹⁾	Data ⁽²⁾	
	Read Array	1	Write	DnA	0xFF	-	-	-	
	Read Device Identifier	≥ 2	Write	DnA	0x90	Read	DBA + IA	ID	
Read	Read CFI	≥ 2	Write	DnA	0x98	Read	DBA + CFI-A	CFI-D	
	Read Status Register	2	Write	DnA	0x70	Read	DnA	SRD	
	Clear Status Register	1	Write	DnA	0x50	-	-	-	
	Word Program	2	Write	WA	0x40	Write	WA	WD	
	Buffered Program ⁽³⁾	> 2	Write	WA	0xE8	Write	WA	N - 1	
Program	Buffered Enhanced Factory Program (BEFP) ⁽⁴⁾	> 2	Write	WA	0x80	Write	WA	0xD0	
Erase	Block Erase	2	Write	BA	0x20	Write	BA	0xD0	
Suspond	Program/Erase Suspend	1	Write	DnA	0xB0	-	-	-	
Suspend	Program/Erase Resume	1	Write	DnA	0xD0	-	-	-	
	Lock Block	2	Write	BA	0x60	Write	BA	0x01	
	Unlock Block	2	Write	BA	0x60	Write	BA	0xD0	
Protection	Lock-down Block	2	Write	BA	0x60	Write	BA	0x2F	
	Program OTP register	2	Write	PRA	0xC0	Write	OTP-RA	OTP-D	
	Program Lock Register	2	Write	LRA	0xC0	Write	LRA	LRD	
Configuration	Program Read Configuration Register	2	Write	RCD	0x60	Write	RCD	0x03	

 Table 7:
 Command Bus Cycles (Sheet 1 of 2)

Table 7: Command Bus Cycles (Sheet 2 of 2)

Mode	Command	Bus	Fi	irst Bus Cy	cle	S	Second Bus Cy	/cle
	Command	Cycles	Oper	Addr ⁽¹⁾	Data ⁽²⁾	Oper	Addr ⁽¹⁾	Data ⁽²⁾
	Blank Check	2	Write	BA	0xBC	Write	BA	D0
Others	Extended Function Interface command ⁽⁵⁾	>2	Write	WA	0xEB	Write	WA	Sub-Op code

Notes: 1.

2.

First command cycle address should be the same as the operation's target address.

DBA = Device Base Address (NOTE: needed for dual-die 512Mbit device)

- DnA = Address within the device.
- IA = Identification code address offset.
- CFI-A = Read CFI address offset.
- WA = Word address of memory location to be written.
- BA = Address within the block.
- OTP-RA = OTP register address. LRA = Lock Register address.

RCD = Read Configuration Register data on A[16:1].

- ID = Identifier data.
 - CFI-D = CFI data on DQ[15:0].
 - SRD = Status Register data.
 - WD = Word data.
 - N = Word count of data to be loaded into the write buffer.
 - OTP-D = OTP register data.
 - LRD = Lock Register data.
- The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This 3. is followed by up to 512 words of data. Then the confirm command (0xD0) is issued, triggering the array programming operation.
- 4.
- The confirm command (0xD0) is followed by the buffer data. The second cycle is a Sub-Op-Code, the data written on third cycle is N-1; 1 = < N < =512. The subsequent cycles load data words into the program buffer at a specified address until word count is achieved, after the data words are loaded, the final cycle is the confirm cycle 0xD0) 5.

7.0 Read Operation

The device can be in any of four read states: Read Array, Read Identifier, Read Status or Read Query. Upon power-up, or after a reset, the device defaults to Read Array mode. To change the read state, the appropriate read command must be written to the device (see Section 6.2, "Device Command Bus Cycles" on page 18). The following sections describe read-mode operations in detail.

The device supports two read modes: asynchronous page mode and synchronous burst mode. Asynchronous page mode is the default read mode after device power-up or a reset. The RCR must be configured to enable synchronous burst reads of the flash memory array (see Section 11.1, "Read Configuration Register" on page 34).

7.1 Asynchronous Page-Mode Read

Following a device power-up or reset, asynchronous page mode is the default read mode and the device is set to Read Array mode. However, to perform array reads after any other device operation (e.g. write operation), the Read Array command must be issued in order to read from the flash memory array.

Note: Asynchronous page-mode reads can only be performed when RCR.15 is set

The Clear Status Register command clears the status register. It functions independent of VPP. The WSM sets and clears SR[7,6,2], but it sets bits SR[5,3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

To perform an asynchronous page-mode read, an address is driven onto the address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. WAIT is deasserted during asynchronous page mode. ADV# can be driven high to latch the address, or it must be held low throughout the read cycle. CLK is not used for asynchronous page-mode reads, and is ignored. If only asynchronous reads are to be performed, CLK should be tied to a valid V_{IH} level, WAIT signal can be floated and ADV# must be tied to ground. Array data is driven onto DQ[15:0] after an initial access time t_{AVOV} delay. (see Section 15.0, "AC Characteristics" on page 48).

In asynchronous page mode, sixteen data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address on the Address bus is driven onto DQ[15:0] after the initial access delay. The lowest four address bits determine which word of the 16-word page is output from the data buffer at any given time.

7.2 Synchronous Burst-Mode Read

To perform a synchronous burst-read, an initial address is driven onto the address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. ADV# is asserted, and then deasserted to latch the address. Alternately, ADV# can remain asserted throughout the burst access, in which case the address is latched on the next valid CLK edge while ADV# is asserted.

During synchronous array and non-array read modes, the first word is output from the data buffer on the next valid CLK edge after the initial access latency delay (see Section 11.1.2, "Latency Count" on page 35). Subsequent data is output on valid CLK edges following a minimum delay. However, for a synchronous non-array read, the same word of data will be output on successive clock edges until the burst length requirements are satisfied. Refer to the following waveforms for more detailed information:

• Figure 20, "Synchronous Single-Word Array or Non-array Read Timing" on page 53

- Figure 21, "Continuous Burst Read, showing an Output Delay Timing" on page 53
- Figure 22, "Synchronous Burst-Mode Four-Word Read Timing" on page 54

7.3 Read Device Identifier

The Read Device Identifier command instructs the device to output manufacturer code, device identifier code, block-lock status, OTP register data, or configuration register data (see Section 6.2, "Device Command Bus Cycles" on page 18 for details on issuing the Read Device Identifier command). Table 8, "Device Identifier Information" on page 22 and Table 9, "Device ID codes" on page 22 show the address offsets and data values for this device.

Table 8: Device Identifier Information

Item	Address ^(1,2)	Data
Manufacturer Code	0x00	0x89h
Device ID Code	0x01	ID (see Table 9)
Block Lock Configuration:		Lock Bit:
Block Is Unlocked		DQ0 = 0b0
Block Is Locked	BBA + 0x02	DQ0 = 0b1
Block Is not Locked-Down		DQ1 = 0b0
Block Is Locked-Down		DQ1 = 0b1
Read Configuration Register	0x05	RCR Contents
General Purpose Register ⁽³⁾	DBA + 0x07	general data
Lock Register 0	0x80	PR-LK0
64-bit Factory-Programmed OTP register	0x81-0x84	Factory OTP register data
64-bit User-Programmable OTP Register	0x85-0x88	User OTP register data
Lock Register 1	0x89	OTP register lock data
128-bit User-Programmable OTP registers	0x8A-0x109	User OTP register data

Notes:

1. BBA = Block Base Address.

2. DBA = Device base Address, Numonyx reserves other configuration address locations

3. In P33-65nm, the GPR is used as read out register for Extended Functional interface command.

Table 9: Device ID codes

		Device Ide	entifier Codes
ID Code Type	Device Density	–T (Top Parameter)	-B (Bottom Parameter)
Device Code	256-Mbit	891F	8922

Note: The 512-Mbit devices do not have a Device ID associated with them. Each die within the stack can be identified by either of the 256-Mbit Device ID codes depending on its parameter option.

7.4 Read CFI

The Read CFI command instructs the device to output Common Flash Interface data when read.

8.0 **Program Operation**

The device supports three programming methods: Word Programming (40h or 10h), Buffered Programming (E8h, D0h), and Buffered Enhanced Factory Programming (80h, D0h). The following sections describe device programming in detail.

Successful programming requires the addressed block to be unlocked. If the block is locked down, WP# must be deasserted and the block must be unlocked before attempting to program the block. Attempting to program a locked block causes a program error (SR.4 and SR.1 set) and termination of the operation. See Section 10.0, "Security" on page 30 for details on locking and unlocking blocks.

8.1 Word Programming

Word programming operations are initiated by writing the Word Program Setup command to the device. This is followed by a second write to the device with the address and data to be programmed. The device outputs Status Register data when read. See Figure 31, "Word Program Flowchart" on page 72. VPP must be above V_{PPLK} , and within the specified V_{PPL} min/max values.

During programming, the WSM executes a sequence of internally-timed events that program the desired data bits at the addressed location, and verifies that the bits are sufficiently programmed. Programming the flash memory array changes "ones" to "zeros". Memory array bits that are zeros can be changed to ones only by erasing the block.

The Status Register can be examined for programming progress and errors by reading at any address. The device remains in the Read Status Register state until another command is written to the device.

Status Register bit SR.7 indicates the programming status while the sequence executes. Commands that can be issued to the device during programming are Program Suspend, Read Status Register, Read Device Identifier, Read CFI, and Read Array (this returns unknown data).

When programming has finished, Status Register bit SR.4 (when set) indicates a programming failure. If SR.3 is set, the WSM could not perform the word programming operation because VPP was outside of its acceptable limits. If SR.1 is set, the word programming operation attempted to program a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow, when word programming has completed.

8.2 Buffered Programming

The device features a 512-word buffer to enable optimum programming performance. For Buffered Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed into the flash memory array in buffer-size increments. This can improve system programming performance significantly over non-buffered programming. (see Figure 33, "Buffer Program Flowchart" on page 74).

When the Buffered Programming Setup command is issued, Status Register information is updated and reflects the availability of the buffer. SR.7 indicates buffer availability: if set, the buffer is available; if cleared, the buffer is not available.

Note: The device default state is to output SR data after the Buffer Programming Setup Command. CE# and OE# toggle drive device to update Status Register. It is not

allowed to issue 70h to read SR data after E8h command otherwise 70h would be counted as Word Count.

On the next write, a word count is written to the device at the buffer address. This tells the device how many data words will be written to the buffer, up to the maximum size of the buffer.

On the next write, a device start address is given along with the first data to be written to the flash memory array. Subsequent writes provide additional device addresses and data. All data addresses must lie within the start address plus the word count. Optimum programming performance and lower power usage are obtained by aligning the starting address at the beginning of a 512-word boundary (A[9:1] = 0x00). The maximum buffer size would be 256-word if the misaligned address range is crossing a 512-word boundary during programming.

After the last data is written to the buffer, the Buffered Programming Confirm command must be issued to the original block address. The WSM begins to program buffer contents to the flash memory array. If a command other than the Buffered Programming Confirm command is written to the device, a command sequence error occurs and SR[7,5,4] are set. If an error occurs while writing to the array, the device stops programming, and SR[7,4] are set, indicating a programming failure.

When Buffered Programming has completed, additional buffer writes can be initiated by issuing another Buffered Programming Setup command and repeating the buffered program sequence. Buffered programming may be performed with VPP = V_{PPL} or V_{PPH} (see Section 13.2, "Operating Conditions" on page 45 for limitations when operating the device with VPP = V_{PPH}).

If an attempt is made to program past an erase-block boundary using the Buffered Program command, the device aborts the operation. This generates a command sequence error, and SR[5,4] are set.

If Buffered programming is attempted while VPP is below V_{PPLK} , SR[4,3] are set. If any errors are detected that have set Status Register bits, the Status Register should be cleared using the Clear Status Register command.

8.3 Buffered Enhanced Factory Programming

Buffered Enhanced Factory Programing (BEFP) speeds up Multi-Level Cell (MLC) flash programming. The enhanced programming algorithm used in BEFP eliminates traditional programming elements that drive up overhead in device programmer systems. (see Figure 34, "BEFP Flowchart" on page 75).

BEFP consists of three phases: Setup, Program/Verify, and Exit It uses a write buffer to spread MLC program performance across 512 data words. Verification occurs in the same phase as programming to accurately program the flash memory cell to the correct bit state.

A single two-cycle command sequence programs the entire block of data. This enhancement eliminates three write cycles per buffer: two commands and the word count for each set of 512 data words. Host programmer bus cycles fill the device's write buffer followed by a status check. SR.0 indicates when data from the buffer has been programmed into sequential flash memory array locations.

Following the buffer-to-flash array programming sequence, the Write State Machine (WSM) increments internal addressing to automatically select the next 512-word array boundary. This aspect of BEFP saves host programming equipment the address-bus setup overhead.



Mar 2010 Order Number: 320003-09 With adequate continuity testing, programming equipment can rely on the WSM's internal verification to ensure that the device has programmed properly. This eliminates the external post-program verification and its associated overhead.

8.3.1 **BEFP Requirements and Considerations**

BEFP requirements:

- Case temperature: $T_C = 30 \text{ °C} \pm 10 \text{ °C}$
- Nominal VCC
- VPP driven to V_{PPH}
- Target block must be unlocked before issuing the BEFP Setup and Confirm commands
- The first-word address for the block to be programmed must be held constant from the setup phase through all data streaming into the target block, until transition to the exit phase is desired.
- The first-word address must align with the start of an array buffer boundary. Word buffer boundaries in the array are determined by A[8:0] (0x000 through 01FF); the alignment start point is A[8:0] = 0x000.

BEFP considerations:

- For optimum performance, cycling must be limited below 50 erase cycles per block. Some degradation in performance may occur is this limit is exceeded, but the internal algorithm continues to work properly.
- BEFP programs one block at a time; all buffer data must fall within a single block. If the internal address counter increments beyond the block's maximum address, addressing wraps around to the beginning of the block.
- BEFP cannot be suspended
- Programming to the flash memory array can occur only when the buffer is full. If the number of words is less than 512, remaining locations must be filled with 0xFFFF.

8.3.2 BEFP Setup Phase

After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR.7 (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before checking SR.7 is required to allow the WSM enough time to perform all of its setups and checks (Block-Lock status, VPP level, etc.). If an error is detected, SR.4 is set and BEFP operation terminates. If the block was found to be locked, SR.1 is also set. SR.3 is set if the error occurred due to an incorrect VPP level.

Note: Reading from the device after the BEFP Setup and Confirm command sequence outputs Status Register data. Do not issue the Read Status Register command; it will be interpreted as data to be loaded into the buffer.

8.3.3 BEFP Program/Verify Phase

After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to determine the availability of the write buffer for data streaming. SR.7 cleared indicates the device is busy and the BEFP program/verify phase is activated. SR.0 indicates the write buffer is available.

Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer data programming to the array. For BEFP, the count value for buffer loading is always the maximum buffer size of 512 words. During the buffer-loading sequence, data is

stored to sequential buffer locations starting at address 0x00. Programming of the buffer contents to the flash memory array starts as soon as the buffer is full. If the number of words is less than 512, the remaining buffer locations must be filled with 0xFFFF.

Caution: The buffer must be completely filled for programming to occur. Supplying an address outside of the current block's range during a buffer-fill sequence causes the algorithm to exit immediately. Any data previously loaded into the buffer during the fill cycle is not programmed into the array.

The starting address for data entry must be buffer size aligned, if not the BEFP algorithm will be aborted and the program fails and (SR.4) flag will be set.

Data words from the write buffer are directed to sequential memory locations in the flash memory array; programming continues from where the previous buffer sequence ended. The host programming system must poll SR.0 to determine when the buffer program sequence completes. SR.0 cleared indicates that all buffer data has been transferred to the flash array; SR.0 set indicates that the buffer is not available yet for the next fill cycle. The host system may check full status for errors at any time, but it is only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write cycles should be issued to the device until SR.0 = 0 and the device is ready for the next buffer fill.

Note: Any spurious writes are ignored after a buffer fill operation and when internal program is proceeding.

The host programming system continues the BEFP algorithm by providing the next group of data words to be written to the buffer. Alternatively, it can terminate this phase by changing the block address to one outside of the current block's range.

The Program/Verify phase concludes when the programmer writes to a different block address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the device enters the BEFP Exit phase.

8.3.4 BEFP Exit Phase

When SR.7 is set, the device has returned to normal operating conditions. A full status check should be performed at this time to ensure the entire block programmed successfully. When exiting the BEFP algorithm with a block address change, the read mode will not change. After BEFP exit, any valid command can be issued to the device.

8.4 Program Suspend

Issuing the Program Suspend command while programming suspends the programming operation. This allows data to be accessed from the device other than the one being programmed. The Program Suspend command can be issued to any device address. A program operation can be suspended to perform reads only. Additionally, a program operation that is running during an erase suspend can be suspended to perform a read operation (see Figure 32, "Program Suspend/Resume Flowchart" on page 73).

When a programming operation is executing, issuing the Program Suspend command requests the WSM to suspend the programming algorithm at predetermined points. The device continues to output Status Register data after the Program Suspend command is issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in Section 15.5, "Program and Erase Characteristics" on page 58.

To read data from the device, the Read Array command must be issued. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Program Resume are valid commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing active current. VPP must remain at its programming level, and WP# must remain unchanged while in program suspend. If RST# is asserted, the device is reset.

8.5 **Program Resume**

The Resume command instructs the device to continue programming, and automatically clears Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 32, "Program Suspend/ Resume Flowchart" on page 73).

8.6 Program Protection

When VPP = V_{IL} , absolute hardware write protection is provided for all device blocks. If VPP is at or below V_{PPLK} , programming operations halt and SR.3 is set indicating a VPP-level error. Block lock registers are not affected by the voltage level on VPP; they may still be programmed and read, even if VPP is less than V_{PPLK} .





9.0 Erase Operation

Flash erasing is performed on a block basis. An entire block is erased each time an erase command sequence is issued, and only one block is erased at a time. When a block is erased, all bits within that block read as logical ones. The following sections describe block erase operations in detail.

9.1 Block Erase

Block erase operations are initiated by writing the Block Erase Setup command to the address of the block to be erased (see Section 6.2, "Device Command Bus Cycles" on page 18). Next, the Block Erase Confirm command is written to the address of the block to be erased. If the device is placed in standby (CE# deasserted) during an erase operation, the device completes the erase operation before entering standby. VPP must be above V_{PPLK} and the block must be unlocked (see Figure 35, "Block Erase Flowchart" on page 76).

During a block erase, the WSM executes a sequence of internally-timed events that conditions, erases, and verifies all bits within the block. Erasing the flash memory array changes "zeros" to "ones". Memory array bits that are ones can be changed to zeros only by programming the block.

The Status Register can be examined for block erase progress and errors by reading any address. The device remains in the Read Status Register state until another command is written. SR.0 indicates whether the addressed block is erasing. Status Register bit SR.7 is set upon erase completion.

Status Register bit SR.7 indicates block erase status while the sequence executes. When the erase operation has finished, Status Register bit SR.5 indicates an erase failure if set. SR.3 set would indicate that the WSM could not perform the erase operation because VPP was outside of its acceptable limits. SR.1 set indicates that the erase operation attempted to erase a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow once the block erase operation has completed.

9.2 Blank Check

The Blank Check operation determines whether a specified main block is blank (i.e. completely erased). Without Blank Check, Block Erase would be the only other way to ensure a block is completely erased. so Blank Check can be used to determine whether or not a prior erase operation was successful; this includes erase operations that may have been interrupted by power loss.

Blank check can apply to only one block at a time, and no operations other than Status Register Reads are allowed during Blank Check (e.g. reading array data, program, erase etc). Suspend and resume operations are not supported during Blank Check, nor is Blank Check supported during any suspended operations.

Blank Check operations are initiated by writing the Blank Check Setup command to the block address. Next, the Check Confirm command is issued along with the same block address. When a successful command sequence is entered, the device automatically enters the Read Status State. The WSM then reads the entire specified block, and determines whether any bit in the block is programmed or over-erased.



The status register can be examined for Blank Check progress and errors by reading any address within the block being accessed. During a blank check operation, the Status Register indicates a busy status (SR.7 = 0). Upon completion, the Status Register indicates a ready status (SR.7 = 1). The Status Register should be checked for any errors, and then cleared. If the Blank Check operation fails, which means the block is not completely erased, the Status

9.3 Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation. This allows data to be accessed from memory locations other than the one being erased. The Erase Suspend command can be issued to any device address. A block erase operation can be suspended to perform a word or buffer program operation, or a read operation within any block except the block that is erase suspended (see Figure 37, "Erase Suspend/Resume Flowchart" on page 78).

When a block erase operation is executing, issuing the Erase Suspend command requests the WSM to suspend the erase algorithm at predetermined points. The device continues to output Status Register data after the Erase Suspend command is issued. Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is specified in Section 15.5, "Program and Erase Characteristics" on page 58.

To read data from the device (other than an erase-suspended block), the Read Array command must be issued. During Erase Suspend, a Program command can be issued to any block other than the erase-suspended block. Block erase cannot resume until program operations initiated during erase suspend complete. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Erase Resume are valid commands during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend, Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing active current. VPP must remain at a valid level, and WP# must remain unchanged while in erase suspend. If RST# is asserted, the device is reset.

9.4 Erase Resume

The Erase Resume command instructs the device to continue erasing, and automatically clears SR[7,6]. This command can be written to any address. If status register error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted.

9.5 Erase Protection

When VPP = V_{IL} , absolute hardware erase protection is provided for all device blocks. If VPP is at or below V_{PPLK} , erase operations halt and SR.3 is set indicating a VPP-level error.

10.0 Security

The device features security modes used to protect the information stored in the flash memory array. The following sections describe each security mode in detail.

10.1 Block Locking

Individual instant block locking is used to protect user code and/or data within the flash memory array. All blocks power up in a locked state to protect array data from being altered during power transitions. Any block can be locked or unlocked with no latency. Locked blocks cannot be programmed or erased; they can only be read.

Software-controlled security is implemented using the Block Lock and Block Unlock commands. Hardware-controlled security can be implemented using the Block Lock-Down command along with asserting WP#. Also, VPP data security can be used to inhibit program and erase operations (see Section 8.6, "Program Protection" on page 27 and Section 9.5, "Erase Protection" on page 29).

The P33-65nm device also offers four pre-defined areas in the main array that can be configured as One-Time Programmable (OTP) for the highest level of security. These include the four 32 KB parameter blocks together as one and the three adjacent 128 KB main blocks. This is available for top or bottom parameter devices.

10.1.1 Lock Block

To lock a block, issue the Lock Block Setup command. The next command must be the Lock Block command issued to the desired block's address (see Section 6.2, "Device Command Bus Cycles" on page 18 and Figure 36, "Block Lock Operations Flowchart" on page 77). If the Set Read Configuration Register command is issued after the Block Lock Setup command, the device configures the RCR instead.

Block lock and unlock operations are not affected by the voltage level on VPP. The block lock bits may be modified and/or read even if VPP is at or below V_{PPLK} .

10.1.2 Unlock Block

The Unlock Block command is used to unlock blocks (see Section 6.2, "Device Command Bus Cycles" on page 18). Unlocked blocks can be read, programmed, and erased. Unlocked blocks return to a locked state when the device is reset or powered down. If a block is in a lock-down state, WP# must be deasserted before it can be unlocked (see Figure 8, "Block Locking State Diagram" on page 31).

10.1.3 Lock-Down Block

A locked or unlocked block can be locked-down by writing the Lock-Down Block command sequence (see Section 6.2, "Device Command Bus Cycles" on page 18). Blocks in a lock-down state cannot be programmed or erased; they can only be read. However, unlike locked blocks, their locked state cannot be changed by software commands alone. A locked-down block can only be unlocked by issuing the Unlock Block command with WP# deasserted. To return an unlocked block to locked-down state, a Lock-Down command must be issued prior to changing WP# to V_{IL} . Locked-down blocks revert to the locked state upon reset or power up the device (see Figure 8, "Block Locking State Diagram" on page 31).

10.1.4 Block Lock Status

The Read Device Identifier command is used to determine a block's lock status (see Section 7.3, "Read Device Identifier" on page 22). Data bits DQ[1:0] display the addressed block's lock status; DQ0 is the addressed block's lock bit, while DQ1 is the addressed block's lock-down bit.

Figure 8: Block Locking State Diagram



Note: LK: Lock Setup Command, 60h; LK/D0h: Unlock Command; LK/01h: Lock Command; LK/2Fh: Lock-Down Command.

10.1.5 Block Locking During Suspend

Block lock and unlock changes can be performed during an erase suspend. To change block locking during an erase operation, first issue the Erase Suspend command. Monitor the Status Register until SR.7 and SR.6 are set, indicating the device is suspended and ready to accept another command.

Next, write the desired lock command sequence to a block, which changes the lock state of that block. After completing block lock or unlock operations, resume the erase operation using the Erase Resume command.

Note: A Lock Block Setup command followed by any command other than Lock Block, Unlock Block, or Lock-Down Block produces a command sequence error and set Status Register bits SR.4 and SR.5. If a command sequence error occurs during an erase suspend, SR.4 and SR.5 remains set, even after the erase operation is resumed. Unless the Status Register is cleared using the Clear Status Register command before resuming the erase operation, possible erase errors may be masked by the command sequence error.

If a block is locked or locked-down during an erase suspend of the *same* block, the lock status bits change immediately. However, the erase operation completes when it is resumed. Block lock operations cannot occur during a program suspend. See Appendix A, "Write State Machine" on page 81, which shows valid commands during an erase suspend.

10.2 Selectable OTP Blocks

Blocks from the main array may be optionally configured as OTP. Ask your local Numonyx representative for details about any of these selectable OTP implementations.

10.3 Password Access

Password Access is a security enhancement offered on the P33-65nm device. This feature protects information stored in main-array memory blocks by preventing content alteration or reads until a valid 64-bit password is received. Password Access may be combined with Non-Volatile Protection and/or Volatile Protection to create a multi-tiered solution. Please contact your Numonyx Sales for further details concerning Password Access.

11.0 Status Register

To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. SRD is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device's status until another valid command is written (e.g. the Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, when reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update SRD.

The Device Write Status bit (SR.7) provides overall status of the device. SR[6:1] present status and error information about the program, erase, suspend, VPP, and block-locked operations.

Status Register (SR) Default Value = 0x8								Value = 0x80	
Device Write Status	Erase Suspend Status	Erase Status	Prog Sta	gram atus	VPP Status	Program Suspend Status	Block-Locked Status	BEFP Write Status	
DWS	ESS	ES	F	°S	VPPS	PSS	BLS	BWS	
7	6	5		4	3	2	1	0	
Bit	Na	me				Description			
7	Device Write St	atus (DWS)	0 = De 1 = De	vice is b vice is re	usy; program or eady; SR[6:1] ar	erase cycle in p e valid.	rogress; SR.0 va	lid.	
6	Erase Suspend	Status (ESS)	0 = Era 1 = Era	ase susp ase susp	e suspend not in effect. e suspend in effect.				
5	Erase Status (ES)		SR.5	SR.4	Description	scription			
4	Program Status (PS)	Command Sequence Error	0 0 1 1	0 1 0 1	Program or Eras Program error - Erase error - op Command sequ	se operation successful. operation aborted. peration aborted. ence error - command aborted.			
3	VPP Status (VPI	s (VPPS) $0 = VPP \text{ within acceptable limits during program or erase operation.} \\1 = VPP < V_{PPLK} \text{ during program or erase operation.}$				ion.			
2	Program Suspe (PSS)	nd Status	0 = Pro 1 = Pro	Program suspend not in effect.Program suspend in effect.					
1	Block-Locked St	tatus (BLS)	0 = Blo 1 = Blo	ock not le ock locke	ot locked during program or erase. Ocked during program or erase; operation aborted.				
0	BEFP Write Stat	After B buffer: 0 = BE 1 = BE	Buffered Enhanced Factory Programming (BEFP) data is loaded into the r: EFP complete. EFP in-progress.						

Table 10: Status Register Description

Notes:

 Always clear the Status Register prior to resuming erase operations. It avoids Status Register ambiguity when issuing commands during Erase Suspend. If a command sequence error occurs during an erase-suspend state, the Status Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible errors during the erase operation cannot be detected via the Status Register because it contains the previous error status
 BEFP mode is only valid in main array.

Datasheet 33 Mar 2010 Order Number: 320003-09

11.0.1 Clear Status Register

The Clear Status Register command clears the status register. It functions independent of VPP. The WSM sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

11.1 Read Configuration Register

The RCR is used to select the read mode (synchronous or asynchronous), and it defines the synchronous burst characteristics of the device. To modify RCR settings, use the Configure Read Configuration Register command (see Section 6.2, "Device Command Bus Cycles" on page 18).

RCR contents can be examined using the Read Device Identifier command, and then reading from offset 0x05 (see Section 7.3, "Read Device Identifier" on page 22).

The RCR is shown in Table 11. The following sections describe each RCR bit.

 Table 11: Read Configuration Register Description (Sheet 1 of 2)

Read Configuration Register (RCR)															
Read Mode		Latency	y Count		WAIT Polarity	RES	WAIT Delay	Burst Seq	CLK Edge	RES	RES	Burst Wrap	Bu	rst Leng	gth
RM		LC[3:0]		WP	R	WD	BS	CE	R	R	BW		BL[2:0]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit		Na	me						Des	cription					
15	Read I	Mode (R	M)		0 = Sync 1 = Async	hronous chronou	s burst-m Is page-n	ode reac node rea	l d (defau	lt)					
14:11	Latenc	cy Count	t (LC[3:	0])	0010 = CC 0011 = CC 0100 = CC 0101 = CC 0110 = CC 0111 = CC 1000 = CC 1001 = CC 1011 = CC 1100 = CC 1101 = CC 1101 = CC 1110 = CC 1111 = CC (Other bit	adde 2 adde 3 adde 4 adde 5 adde 6 adde 7 adde 8 adde 9 adde 10 adde 11 adde 12 adde 13 adde 14 adde 15 adde 14	(default) gs are res	erved)							
10	WAIT	Polarity	(WP)		0 =WAIT 1 =WAIT	signal i signal i	s active l s active l	ow (defa nigh	ult)						
9	Reserv	/ed (R)			Default "()", Non-	changeal	ole							
8	WAIT	Delay (\	WD)		0 =WAIT 1 =WAIT	deasse deasse	rted with rted one	valid da data cyc	ta le before	e valid d	ata (del	fault)			
7	Burst	Sequen	ce (BS)		Default "()", Non-	changeal	ole							
6	Clock	Edge (C	E)		0 = Fallin 1 = Rising	g edge g edge	(default)								
5:4	Reserv	/ed (R)			Default "()", Non-	changea	ole							

3	Burst Wrap (BW)	0 = Wrap; Burst accesses wrap within burst length set by BL[2:0] 1 = No Wrap; Burst accesses do not wrap within burst length (default)
2:0	Burst Length (BL[2:0])	001 =4-word burst 010 =8-word burst 011 =16-word burst 111 =Continuous-word burst (default) (Other bit settings are reserved)

 Table 11: Read Configuration Register Description (Sheet 2 of 2)

11.1.1 Read Mode

The Read Mode (RM) bit selects synchronous burst-mode or asynchronous page-mode operation for the device. When the RM bit is set, asynchronous page mode is selected (default). When RM is cleared, synchronous burst mode is selected.

11.1.2 Latency Count

The Latency Count (LC) bits tell the device how many clock cycles must elapse from the rising edge of ADV# (or from the first valid clock edge after ADV# is asserted) until the first valid data word is driven onto DQ[15:0]. The input clock frequency is used to determine this value and Figure 9 shows the data output latency for the different settings of LC. The maximum Latency Count for P33 would be Code 4 based on the Max clock frequency specification of 52 MHz, and there will be zero WAIT States when bursting within the word line. Please also refer to Section 11.1.3, "End of Word Line (EOWL) Considerations" on page 37 for more information on EOWL.

Refer to Table 12, "LC and Frequency Support" on page 36 for Latency Code Settings.

ακίά ζ				$\frown _$	\frown			/
Address [A]	s							
ADV#[M]	Code () (Reserved)							
DQ ₁₅₀ [D'Q]	Valid: Valid Output	t Valid. t Output		Valid Outpu	Valid Outpu	Valid. Output	Valid. Output	\rangle
DQ ₁₅₀ [D'Q]	Code 1 (Reserved Valid Output	t Valid. Output		Valid Outpu	Valid Outpu	Valid. Output	Valid: Output	Σ
DQ ₁₅₀ [D'Q]	- Code 2>	Valid: Output		Valid Output	Valid Output	Valid. Output	Valid. Output	Σ
DQ ₁₅₀ [D'Q]	-Code 3-		Valid Output	Valid Outpu	Valid Outpu	Valid. Output	Valid. Output	\rangle
DQ ₁₅₀ [D/Q]	-Code 4			Valid Outpu	Valid Outpu	Valid; Output	Valid. Output	Σ
DQ ₁₅₀ [D/Q]	Code 5				Valid Output	Valid. Output	Valid. Output	\rangle
DQ ₁₅₀ [D'Q]	Code 6					Valid: Output	Valid. Output	Σ
DQ ₁₅₀ [D/Q]	Code 7						Valid. Output	\mathbf{Y}

Figure 9: First-Access Latency Count

Table 12: LC and Frequency Support

Latency Count Settings	Frequency Support (MHz)
5 (TSOP); 4 (Easy BGA)	≤ 4 0
5 (Easy BGA)	≤ 52


Figure 10: Example Latency Count Setting Using Code 3

11.1.3 End of Word Line (EOWL) Considerations

End of Wordline (EOWL) WAIT states can result when the starting address of the burst operation is not aligned to a 16-word boundary; that is, A[3:0] of start address does not equal 0x0. Figure 11, "End of Wordline Timing Diagram" on page 37 illustrates the end of wordline WAIT state(s), which occur after the first 16-word boundary is reached. The number of data words and the number of WAIT states is summarized in Table 13, "End of Wordline Data and WAIT state Comparison" on page 38for both P33-130nm and P33-65nm devices.





Latoney Count	P33-	130nm	P33-65nm			
	Data States	Data States WAIT States		WAIT States		
1	Not Supported	Not Supported	Not Supported	Not Supported		
2	4	0 to 1	Not Supported	Not Supported		
3	4	0 to 2	16	0 to 2		
4	4	0 to 3	16	0 to 3		
5	4	0 to 4	16	0 to 4		
6	4	0 to 5	16	0 to 5		
7	4	0 to 6	16	0 to 6		
8			16	0 to 7		
9			16	0 to 8		
10			16	0 to 9		
11	Not Supported	Not Supported	16	0 to 10		
12	Not Supported	Not Supported	16	0 to 11		
13			16	0 to 12		
14			16	0 to 13		
15			16	0 to 14		

Table 13: End of Wordline Data and WAIT state Comparison

11.1.4 WAIT Polarity

The WAIT Polarity bit (WP), RCR.10 determines the asserted level (V_{OH} or V_{OL}) of WAIT. When WP is set, WAIT is asserted high. When WP is cleared, WAIT is asserted low (default). WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted, RST# deasserted).

11.1.5 WAIT Signal Function

The WAIT signal indicates data valid when the device is operating in synchronous mode (RCR.15=0). The WAIT signal is only "deasserted" when data is valid on the bus.

When the device is operating in synchronous non-array read mode, such as read status, read ID, or read query. The WAIT signal is also "deasserted" when data is valid on the bus.

WAIT behavior during synchronous non-array reads at the end of word line works correctly only on the first data access.

When the device is operating in asynchronous page mode, asynchronous single word read mode, and all write operations, WAIT is set to a deasserted state as determined by RCR.10. See Figure 18, "Asynchronous Single-Word Read (ADV# Latch)" on page 52, and Figure 19, "Asynchronous Page-Mode Read Timing" on page 52.

Table 14: WAIT Functionality Table

Condition	WAIT	Notes
CE# = `1', OE# = `X' or CE# = `0', OE# = `1'	High-Z	1
CE# ='0', OE# = `0'	Active	1
Synchronous Array Reads	Active	1
Synchronous Non-Array Reads	Active	1
All Asynchronous Reads	Deasserted	1
All Writes	High-Z	1,2

Notes:

Active: WAIT is asserted until data becomes valid, then deasserts. 1. 2.

11.1.6 **WAIT Delay**

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during synchronous burst reads. WAIT can be asserted either during or one data cycle before valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle before valid data (default). When WD is cleared, WAIT is deasserted during valid data.

11.1.7 **Burst Sequence**

The Burst Sequence (BS) bit selects linear-burst sequence (default). Only linear-burst sequence is supported. Table 15 shows the synchronous burst sequence for all burst lengths, as well as the effect of the Burst Wrap (BW) setting.

Start	Burst		Burst Addressing	Sequence (DEC)	
Addr. (DEC)	Wrap (RCR.3)	4-Word Burst (BL[2:0] = 0b001)	8-Word Burst (BL[2:0] = 0b010)	16-Word Burst (BL[2:0] = 0b011)	Continuous Burst (BL[2:0] = 0b111)
0	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	0	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-515-0	1-2-3-4-5-6-7
2	0	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1	2-3-4-5-6-7-8
3	0	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-715-0-1-2	3-4-5-6-7-8-9
4	0		4-5-6-7-0-1-2-3	4-5-6-7-815-0-1-2-3	4-5-6-7-8-9-10
5	0		5-6-7-0-1-2-3-4	5-6-7-8-915-0-1-2-3- 4	5-6-7-8-9-10-11
6	0		6-7-0-1-2-3-4-5	6-7-8-9-1015-0-1-2- 3-4-5	6-7-8-9-10-11-12
7	0		7-0-1-2-3-4-5-6	7-8-9-1015-0-1-2-3- 4-5-6	7-8-9-10-11-12-13
:		:	:	:	:
14	0			14-15-0-1-212-13	14-15-16-17-18-19-20-
15	0			15-0-1-2-313-14	15-16-17-18-19-20-21-
:	:	:	:	:	:

Table 15: Burst Sequence Word Ordering (Sheet 1 of 2)

When $OE\# = V_{IH}$ during writes, WAIT = High-Z.

0	1	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-515-16	1-2-3-4-5-6-7
2	1	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-616-17	2-3-4-5-6-7-8
3	1	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-717-18	3-4-5-6-7-8-9
4	1		4-5-6-7-8-9-10-11	4-5-6-7-818-19	4-5-6-7-8-9-10
5	1		5-6-7-8-9-10-11-12	5-6-7-8-919-20	5-6-7-8-9-10-11
6	1		6-7-8-9-10-11-12-13	6-7-8-9-1020-21	6-7-8-9-10-11-12
7	1		7-8-9-10-11-12-13-14	7-8-9-10-1121-22	7-8-9-10-11-12-13
:	:	:	:	:	:
14	1			14-15-16-17-1828-29	14-15-16-17-18-19-20-
15	1			15-16-17-18-1929-30	15-16-17-18-19-20-21-
	1				

Table 15: Burst Sequence Word Ordering (Sheet 2 of 2)

11.1.8 Clock Edge

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK. This clock edge is used at the start of a burst cycle, to output synchronous data, and to assert/deassert WAIT.

11.1.9 Burst Wrap

The Burst Wrap (BW) bit determines whether 4, 8, or 16-word burst length accesses wrap within the selected word-length boundaries or cross word-length boundaries. When BW is set, burst wrapping does not occur (default). When BW is cleared, burst wrapping occurs.

11.1.10 Burst Length

The Burst Length bits (BL[2:0]) selects the linear burst length for all synchronous burst reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word, and continuous word.

Continuous burst accesses are linear only, and do not wrap within any word length boundaries (see Table 15, "Burst Sequence Word Ordering" on page 39). When a burst cycle begins, the device outputs synchronous burst data until it reaches the end of the "burstable" address space.

11.2 One-Time Programmable (OTP) Registers

The device contains 17 one-time programmable (OTP) registers that can be used to implement system security measures and/or device identification. Each OTP register can be individually locked.

The first 128-bit OTP Register is comprised of two 64-bit (8-word) segments. The lower 64-bit segment is pre-programmed at the Numonyx factory with a unique 64-bit number. The other 64-bit segment, as well as the other sixteen 128-bit OTP Registers, are blank. Users can program these registers as needed. Once programmed, users can then lock the OTP Register(s) to prevent additional bit programming (see Figure 12, "OTP Register Map" on page 41).

The OTP Registers contain OTP bits; when programmed, PR bits cannot be erased. Each OTP Register can be accessed multiple times to program individual bits, as long as the register remains unlocked.

Each OTP Register has an associated Lock Register bit. When a Lock Register bit is programmed, the associated OTP Register can only be read; it can no longer be programmed. Additionally, because the Lock Register bits themselves are OTP, when programmed, Lock Register bits cannot be erased. Therefore, when a OTP Register is locked, it cannot be unlocked.



Figure 12: OTP Register Map

11.2.1 Reading the OTP Registers

The OTP Registers can be read from any address. To read the OTP Register, first issue the Read Device Identifier command at any address to place the device in the Read Device Identifier state (see Section 6.2, "Device Command Bus Cycles" on page 18). Next, perform a read operation using the address offset corresponding to the register to be read. Table 8, "Device Identifier Information" on page 22 shows the address offsets of the OTP Registers and Lock Registers. PR data is read 16 bits at a time.

11.2.2 Programming the OTP Registers

To program any of the OTP Registers, first issue the Program OTP Register command at the parameter's base address plus the offset to the desired OTP Register (see Section 6.2, "Device Command Bus Cycles" on page 18). Next, write the desired OTP Register data to the same OTP Register address (see Figure 12, "OTP Register Map" on page 41).

The device programs the 64-bit and 128-bit user-programmable OTP Register data 16 bits at a time (see Figure 38, "OTP Register Programming Flowchart" on page 79). Issuing the Program OTP Register command outside of the OTP Register's address space causes a program error (SR.4 set). Attempting to program a locked OTP Register causes a program error (SR.4 set) and a lock error (SR.1 set).

Note: When programming the OTP bits in the OTP registers for a **Top Parameter Device**, the following upper address bits must also be driven properly: A[Max:17] driven high (V_{IH}) .

11.2.3 Locking the OTP Registers

Each OTP Register can be locked by programming its respective lock bit in the Lock Register. To lock a OTP Register, program the corresponding bit in the Lock Register by issuing the Program Lock Register command, followed by the desired Lock Register data (see Section 6.2, "Device Command Bus Cycles" on page 18). The physical addresses of the Lock Registers are 0x80 for register 0 and 0x89 for register 1. These addresses are used when programming the lock registers (see Table 8, "Device Identifier Information" on page 22).

Bit 0 of Lock Register 0 is already programmed during the manufacturing process at the "factory", locking the lower, pre-programmed 64-bit region of the first 128-bit OTP Register containing the unique identification number of the device. Bit 1 of Lock Register 0 can be programmed by the user to lock the user-programmable, 64-bit region of the first 128-bit OTP Register. When programming Bit 1 of Lock Register 0, all other bits need to be left as '1' such that the data programmed is 0xFFFD.

Lock Register 1 controls the locking of the upper sixteen 128-bit OTP Registers. Each of the 16 bits of Lock Register 1 correspond to each of the upper sixteen 128-bit OTP Registers. Programming a bit in Lock Register 1 locks the corresponding 128-bit OTP Register.

Caution: After being locked, the OTP Registers cannot be unlocked.

12.0 **Power and Reset Specifications**

12.1 **Power-Up and Power-Down**

Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise VCC and VCCQ should attain their minimum operating voltage before applying VPP.

Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions.

12.2 **Reset Specifications**

Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization.

Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection.

Table 16: Power and Reset

Num	Symbol	Parameter	Min	Max	Unit	Notes
P1	t _{PLPH}	RST# pulse width low	100	-	ns	1,2,3,4
כם	+	RST# low to device reset during erase	-	25		1,3,4,7
P2 t _{PLRH}	PLRH	RST# low to device reset during program	-	25	μs	1,3,4,7
P3	t _{VCCPH}	VCC Power valid to RST# de-assertion (high)	300	-		1,4,5,6

Notes:

1. These specifications are valid for all device versions (packages and speeds).

The device may reset if t_{PLPH} is < t_{PLPH} Min, but this is not guaranteed. Not applicable if RST# is tied to VCC. 2.

3.

4. Sampled, but not 100% tested.

When RST# is tied to the VCC supply, device will not be ready until t_{VCCPH} after VCC \ge V_{CCMIN}. When RST# is tied to the VCC supply, device will not be ready until t_{VCCPH} after VCC \ge V_{CCMIN}. 5.

6.

7. Reset completes within t_{PLPH} if RST# is asserted while no erase or program operation is executing.

Figure 13: Reset Operation Waveforms



12.3 Power Supply Decoupling

Flash memory devices require careful power supply de-coupling. Three basic power supply current considerations are: 1) standby current levels; 2) active current levels; and 3) transient peaks produced when CE# and OE# are asserted and deasserted.

When the device is accessed, many internal conditions change. Circuits within the device enable charge-pumps, and internal logic states change at high speed. All of these internal activities produce transient signals. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and correct de-coupling capacitor selection suppress transient voltage peaks.

Because Numonyx MLC flash memory devices draw their power from VCC, VPP, and VCCQ, each power connection should have a 0.1 μ F ceramic capacitor to ground. High-frequency, inherently low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices used in the system, a 4.7 μ F electrolytic capacitor should be placed between power and ground close to the devices. The bulk capacitor is meant to overcome voltage droop caused by PCB trace inductance.

13.0 Maximum Ratings and Operating Conditions

13.1 Absolute Maximum Ratings

Warning: Stressing the device beyond the Absolute Maximum Ratings may cause permanent damage. These are stress ratings only.

Table 17: Absolute Maximum Ratings

Parameter	Maximum Rating	Notes
Temperature under bias	-40 °C to +85 °C	-
Storage temperature	-65 °C to +125 °C	-
Voltage on any signal (except VCC, VPP and VCCQ)	-0.5 V to +4.1 V	1
VPP voltage	-0.2 V to +10 V	1,2,3
VCC voltage	-0.2 V to +4.1 V	1
VCCQ voltage	-0.2 V to +4.1 V	1
Output short circuit current	100 mA	4

Notes:

2. Maximum DC voltage on VPP may overshoot to +11.5 V for periods less than 20 ns.

3. Program/erase voltage is typically 2.3 V – 3.6 V. 9.0 V can be applied for 80 hours maximum total, to any blocks for 1000 cycles maximum. 9.0 V program/erase voltage may reduce block cycling capability.

Output shorted for no more than one second. No more than one output shorted at a time.

13.2 Operating Conditions

Note: Operation beyond the Operating Conditions is not recommended and extended exposure beyond the Operating Conditions may affect device reliability.

Symbol	Parameter	Min	Max	Units	Notes	
T _C	Operating Temperature		-40	+85	°C	1
VCC	VCC Supply Voltage		2.3	3.6		-
VCCQ I/O Supply Voltage	I/O Supply Voltage	CMOS inputs	2.3	3.6		_
	1/O Supply Voltage	TTL inputs	2.4	3.6	V	-
V _{PPL}	V _{PP} Voltage Supply (Logic Level)	1.5	3.6			
V _{PPH}	Buffered Enhanced Factory Programmin	g V _{PP}	8.5	9.5		
t _{PPH}	Maximum V _{PP} Hours	$VPP = V_{PPH}$	-	80	Hours	2
Block	Main and Parameter Blocks	$VPP = V_{PPL}$	100,000	-		2
Erase	Main Blocks	$VPP = V_{PPH}$	100,000	-	Cycles	
Cycles	Parameter Blocks	$VPP = V_{PPH}$	100,000	-		

 Table 18: Operating Conditions

Notes:

T_C = Case Temperature.
 In typical operation VPP program voltage is V_{PPL}.

Voltages shown are specified with respect to V_{SS}. Minimum DC voltage is -0.5 V on input/output signals and -0.2 V on VCC, VCCQ, and VPP. During transitions, this level may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on VCC is VCC + 0.5 V, which, during transitions, may overshoot to VCC + 2.0 V for periods less than 20 ns. Maximum DC voltage on input/output signals and VCCQ is VCCQ + 0.5 V, which, during transitions, may overshoot to VCCQ + 2.0 V for periods less than 20 ns.

14.0 Electrical Specifications

14.1 DC Current Characteristics

Sym		Parameter	r	CM Inp (VCC 2.3 V V	IOS outs CQ = 7 - 3.6 7)	TTL I (VCC 2.4 V V	nputs CQ = ' - 3.6 /)	Unit	Test Conditions		Notes
				Тур	Мах	Тур	Max				
I _{LI}	Input Loa	d Current		-	±1	-	±2	μA	VCC = VCC M VCCQ = VCCQ V _{IN} = VCCQ o	ax) Max r V _{SS}	1.6
I _{LO}	Output Leakage Current	DQ[15:0], \	WAIT	-	±1	-	±10	μA	$\begin{array}{l} VCC = VCC \; M \\ VCCQ = VCCQ \\ V_{\mathrm{IN}} = VCCQ \; o \end{array}$	ax) Max r V _{SS}	1,0
			256-Mbit	65	210	65	210		VCC = VCC M	ax Mar	
I _{CCS} , I _{CCD}	VCC Stand Power-Do	dby, wn	512-Mbit	130	420	130	420	μA	CE# =VCCQ RST# = VCCQ RST# = V _{SS} (' WP# = V _{IH}		
		Asynchrono Word f = 5	us Single- MHz (1 CLK)	26	31	26	31	mA	16-Word Read		
	Average	Page-Mode f = 13 MHz	Read (17 CLK)	12	16	12	16	mA	16-Word Read $VCC = VCC_{Max}$		
I _{CCR}	I _{CCR} Read			19	22	19	22	mA	8-Word Read OE# = V _{IH} 16-Word Read V _{IH}	$OE# = V_{IH}$	1
	Current	Synchronou f = 52 MHz,	is Burst , LC=4	16	18	16	18	mA		Inputs: V_{IL} or V_{IH}	
				21	24	21	24	mA	Continuous Read		
I _{CCW} ,	VCC Progr	am Current,		35	50	35	50	mA	VPP = V_{PPL} , Pgm/Ers in progress		1,3,5
I _{CCE}	VCC Erase	e Current	-	35	50	35	50		VPP = V_{PPH} , Pgm/Ers in progress		1,3,5
Tanua	VCC Progr	ram Curropt	256-Mbit	65	210	65	210			ouchand in	
I _{CCES}	VCC Erase Suspend (e Current	512-Mbit	70	225	70	225	μA	progress		1,3,4
I _{PPS} , I _{PPWS} , IPPES	VPP Stand VPP Progr VPP Erase	lby Current, am Suspend Suspend Cu	Current, rrent	0.2	5	0.2	5	μA	VPP = V _{PPL} , suspend in progress		1,3,7
I _{PPR}	VPP Read		2	15	2	15	μA	$VPP = V_{PPL}$		1,3	
Innu	VPP Progr	am Current		0.05	0.10	0.05	0.10	mΑ	$VPP = V_{PPL}$, pr	ogram in progress	3
-PPW	un nogn			0.05	0.10	0.05	0.10		$VPP = V_{PPH}$, p	rogram in progress	5
Inne	Vpp Frace	Current		0.05	0.10	0.05	0.10	mΔ	$VPP = V_{PPL}$, er	ase in progress	з
*PPE	VPP LIUSE	carrent		0.05	0.10	0.05	0.10		$VPP = V_{PPH_{,}}$ erase in progress		,

Table 19: DC Current Characteristics (Sheet 1 of 2)

Sym	Parameter	CMOS Inputs (VCCQ = 2.3 V - 3.6 V)		TTL Inputs (VCCQ = 2.4 V - 3.6 V)		Unit	Test Conditions	Notes
		Тур	Max	Тур	Max			
I	VPP Blank Check	0.05	0.10	0.05	0.10	m۸	VPP = V_{PPL} , erase in progress	з
¹ PPBC		0.05	0.10	0.05	0.10	IIIA	VPP = V_{PPH} , erase in progress	5

Notes:

All currents are RMS unless noted. Typical values at typical VCC, T_C = +25 °C. I_{CCS} is the average current measured over any 5 ms time interval 5 μs after CE# is deasserted. Sampled, not 100% tested.

1. 2. 3. 4.

I_{CCCE} is specified with the device deselected. If device is read while in erase suspend, current is I_{CCES} plus I_{CCR}. I_{CCW}, I_{CCE} measured over typical or max times specified in Section 15.5, "Program and Erase Characteristics" on page 58. 5.

6.

if V_{IN} > VCC the input load current increases to 10uA max. the $I_{PPS}, I_{PPWS}, I_{PPES}$ Will increase to 200uA when VPP/WP# is at V_PPH. 7.

14.2 **DC Voltage Characteristics**

Sym	Parameter	CMOS I (VCCQ = 2.3	CMOS Inputs (VCCQ = 2.3 V - 3.6 V)		puts ⁽¹⁾ 4 V – 3.6 V)	Unit	Test Conditions	Notes
		Min	Max	Min	Max			
V _{IL}	Input Low Voltage	-0.5	0.4	-0.5	0.6	V		2
V_{IH}	Input High Voltage	VCCQ - 0.4	VCCQ + 0.5	2.0	VCCQ + 0.5	V		2
V _{OL}	Output Low Voltage	-	0.2	-	0.2	V	$\begin{array}{l} \text{VCC} = \text{VCC Min} \\ \text{VCCQ} = \text{VCCQ Min} \\ \text{I}_{\text{OL}} = 100 \ \mu\text{A} \end{array}$	-
V _{OH}	Output High Voltage	VCCQ - 0.2	-	VCCQ - 0.2	-	V	$\begin{array}{l} \text{VCC} = \text{VCC Min} \\ \text{VCCQ} = \text{VCCQ Min} \\ \text{I}_{\text{OH}} = -100 \ \mu\text{A} \end{array}$	-
V _{PPLK}	VPP Lock-Out Voltage	-	0.4	-	0.4	V		3
V _{LKO}	VCC Lock Voltage	1.5	-	1.5	-	V		-
V _{LKOQ}	VCCQ Lock Voltage	0.9	-	0.9	-	V		-
V _{PPL}	VPP Voltage Supply (Logic Level)	1.5	3.6	1.5	3.6	V		
V _{PPH}	Buffered Enhanced Factory Programming VPP	8.5	9.5	8.5	9.5	V		

Table 20: DC Voltage Characteristics

Notes:

1.

2.

Synchronous read mode is not supported with TTL inputs. V_{IL} can undershoot to –1.0 V for duration of 2ns or less and V_{IH} can overshoot to V_{CCQ} + 1.0 V for durations of 2ns or $\overset{less.}{VPP} \leq V_{PPLK}$ inhibits erase and program operations. Do not use V_{PPL} and V_{PPH} outside their valid ranges.

3.

AC Characteristics 15.0

15.1 **AC Test Conditions**





AC test inputs are driven at VCCQ for Logic "1" and 0 V for Logic "0." Input/output timing begins/ends at VCCQ/2. Input rise and fall times (10% to 90%) < 5 ns. Worst-case speed occurs at VCC = VCCMin. Note:

Figure 15: Transient Equivalent Testing Load Circuit



Notes:

1. See the following table for component values.

2. 3. Test configuration component value for worst case speed conditions.

C_L includes jig capacitance

Table 21: Test Configuration Component Value for Worst Case Speed Conditions

Test Configuration	C _L (pF)
VCCQ Min Standard Test	30

Figure 16: Clock Input AC Waveform



15.2 Capacitance

Table 22: Capacitance

Symbol	Signal		Min	Тур	Max	Unit	Condition	Note
Input	Address, Data, CE#,	256-Mbit	3	7	8		Typ temp = 25 °C	
nce CLK, ADV#, WP#		256-Mbit/256Mbit	6	14	16	рF	Max temp = $85 °C$,	1
Output	Data WAIT	256-Mbit	3	5	7	pi	$V_{CCQ} = (0 V - 3.6 V),$ Discrete silicon die	T
nce	Data, WAIT	256-Mbit/256Mbit	6	10	14			

Notes:

1. Sampled, not 100% tested.

15.3 AC Read Specifications

Num	Symbol	Parameter	Parameter			Unit	Notes
Asynchro	nous Specifi	cations					1
D1	÷	Dood ovelo time	Easy BGA	95	-	ns	-
KI	LAVAV	7 Read cycle time TSOP	TSOP	105		ns	-
20	÷	Address to output valid	Easy BGA	-	95	ns	-
κz	LAVQV		TSOP		105	ns	-
50	+	CE# low to output valid	Easy BGA	-	95	ns	-
КЭ	LELQV		TSOP		105	ns	-
R4	t _{GLQV}	OE# low to output valid		-	25	ns	1,2
R5	t _{PHQV}	RST# high to output valid	-	150	ns	1	
R6	t _{ELQX}	CE# low to output in low-Z	0	-	ns	1,3	
R7	t _{GLQX}	OE# low to output in low-Z	0	-	ns	1,2,3	
R8	t _{EHQZ}	CE# high to output in high-Z		-	20	ns	
R9	t _{GHQZ}	OE# high to output in high-Z		-	15	ns	1,3
R10	t _{OH}	Output hold from first occurring addr change	ress, CE#, or OE#	0	-	ns	
R11	t _{EHEL}	CE# pulse width high		17	-	ns	1
R12	t _{ELTV}	CE# low to WAIT valid		-	17	ns	1
R13	t _{EHTZ}	CE# high to WAIT high-Z		-	20	ns	1,3
R15	t _{GLTV}	OE# low to WAIT valid		-	17	ns	1
R16	t _{GLTX}	OE# low to WAIT in low-Z		0	-	ns	1.2
R17	t _{GHTZ}	OE# high to WAIT in high-Z	-	20	ns	1,3	

Table 23: AC Read Specifications - (Sheet 1 of 3)

Num	Symbol	Parameter			Max	Unit	Notes
R101	t _{AVVH}	Address setup to ADV# high		10	-	ns	
R102	t _{ELVH}	CE# low to ADV# high		10	-	ns	
P103	t	ADV# low to output valid	Easy BGA	-	95	ns	1
KIUS	۷LQV		TSOP		105	ns	
R104	t _{VLVH}	ADV# pulse width low	·	10	-	ns	
R105	t _{VHVL}	ADV# pulse width high		10	-	ns	
R106	t _{VHAX}	Address hold from ADV# high	9	-	ns	1,4	
R108	t _{APA}	Page address access	-	25	ns	1	
R111	t _{phvh}	RST# high to ADV# high	30	-	ns		
Clock Sp	ecifications						
B 200	f		-	-	52	MHz	
K200	CLK		TSOP	-	40	MHz	
P201	+	CLK pariad	-	19.2	_	nc	
K201	CLK		TSOP	25		115	1,3,5,6
P 202	+	CLK high/low time	-	5	_	nc	
N202	LCH/CL	CH/CL CLK High/low time TSOF		9		115	
R203	t _{FCLK/RCLK}	CLK fall/rise time			3	ns	

 Table 23: AC Read Specifications - (Sheet 2 of 3)

Num	Symbol	Parameter	Min	Max	Unit	Notes			
Synchron	Synchronous Specifications ⁽⁵⁾								
R301	t _{AVCH/L}	Address setup to CLK		9	-	ns			
R302	t _{VLCH/L}	ADV# low setup to CLK		9	-	ns	1.6		
R303	t _{ELCH/L}	CE# low setup to CLK	CE# low setup to CLK			ns	1,0		
D204 +	t		-	-	17	ns			
1,204	CHQV / tCLQV	TSOP		-	20	ns			
R305	t _{CHQX}	Output hold from CLK		3	-	ns	1,6		
R306	t _{CHAX}	Address hold from CLK		10	-	ns	1,4,6		
P307	t	CLK to WAIT valid		-	17	ns	1,6		
1007	4CHTV	TSOP		-	20	ns	1,6		
R311	t _{CHVL}	CLK Valid to ADV# Setup	3	-	ns	1			
R312	t _{CHTX}	WAIT Hold from CLK	3	-	ns	1,6			

Table 23:	AC Read S	pecifications -	(Sheet 3	of 3)
	AG REAG D	pecifications		,

Notes:

See Figure 14, "AC Input/Output Reference Waveform" on page 48 for timing measurements and max 1. See Figure 14, AC input/Output Reference waveform on page to for uning measurements a allowable input slew rate. OE# may be delayed by up to $t_{ELQV} - t_{GLQV}$ after CE#'s falling edge without impact to t_{ELQV} . Sampled, not 100% tested. Address hold in synchronous burst read mode is t_{CHAX} or t_{VHAX} , whichever timing specification is satisfied first. Synchronous burst read mode is not supported with TTL level inputs.

2. 3. 4.

5.

6. Applies only to subsequent synchronous reads.



Figure 17: Asynchronous Single-Word Read (ADV# Low)

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).



Figure 18: Asynchronous Single-Word Read (ADV# Latch)

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low)



Figure 19: Asynchronous Page-Mode Read Timing

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).





Figure 20: Synchronous Single-Word Array or Non-array Read Timing

Notes:

WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either 1. during or one data cycle before valid data.

2. This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by CE# deassertion after the first word in the burst.



Figure 21: Continuous Burst Read, showing an Output Delay Timing

Notes:

1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.

At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 4-word boundary aligned. See Section 11.1.3, "End of Word Line (EOWL) Considerations" on 2. page 37 for more information



Figure 22: Synchronous Burst-Mode Four-Word Read Timing

Note: WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and deasserted during valid data (RCR.10=0, WAIT asserted low).

15.4 AC Write Specifications

Num	Symbol	Parameter	Min	Max	Unit	Notes
W1	t _{PHWL}	RST# high recovery to WE# low	150	-	ns	1,2,3
W2	t _{ELWL}	CE# setup to WE# low	0	-	ns	1,2,3
W3	t _{WLWH}	WE# write pulse width low	50	-	ns	1,2,4
W4	t _{DVWH}	Data setup to WE# high	50	-	ns	1, 2, 12
W5	t _{AVWH}	Address setup to WE# high	50	-	ns	
W6	t _{WHEH}	CE# hold from WE# high	0	-	ns	1.2
W7	t _{WHDX}	Data hold from WE# high	0	-	ns	1,2
W8	t _{WHAX}	Address hold from WE# high	0	-	ns	
W9	t _{WHWL}	WE# pulse width high	20	-	ns	1,2,5
W10	t _{VPWH}	VPP setup to WE# high	200	-	ns	1237
W11	t _{QVVL}	VPP hold from Status read	0	-	ns	1,2,3,7
W12	t _{QVBL}	WP# hold from Status read	0	-	ns	1 2 2 7
W13	t _{BHWH}	WP# setup to WE# high	200	-	ns	1,2,3,7
W14	t _{WHGL}	WE# high to OE# low	0	-	ns	1,2,9
W16	t _{WHQV}	WE# high to read valid	t _{AVQV} + 35	-	ns	1,2,3,6,10
Write to	Asynchronou	s Read Specifications				
W18	t _{WHAV}	WE# high to Address valid	0	-	ns	1,2,3,6,8

Table 24: AC Write Specifications (Sheet 1 of 2)

Num	Symbol	Parameter	Min	Max	Unit	Notes
Write to Synchronous Read Specifications						
W19	t _{WHCH/L}	WE# high to Clock valid	19	-	ns	
W20	t _{WHVH}	WE# high to ADV# high	19	-	ns	1,2,3,6,10
W28	t _{WHVL}	WE# high to ADV# low	7	-	ns	
Write Sp	ecifications w	ith Clock Active				
W21	t _{VHWL}	ADV# high to WE# low	-	20	ns	1 2 3 11
W22	t _{CHWL}	Clock high to WE# low	-	20	ns	1,2,3,11

Table 24: AC Write Specifications (Sheet 2 of 2)

Notes:

Write timing characteristics during erase suspend are the same as write-only operations. A write operation can be terminated with either CE# or WE#. 1.

2. 3.

Sampled, not 100% tested.

Write pulse width low (t_{WLWH} or t_{ELEH}) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high 4.

(which ever occurs first). Hence, $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. Write pulse width high (t_{WHWL} or t_{EHEL}) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low 5. (whichever occurs last). Hence, $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$). t_{WHVH} or $t_{WHCH/L}$ must be met when transiting from a write cycle to a synchronous burst read. VPP and WP# should be at a valid level until erase or program success is determined.

6.

7.

This specification is only applicable when transiting from a write cycle to an asynchronous read. See spec W19 and W20 8. for synchronous read.

When doing a Read Status operation following any command that alters the Status Register, W14 is 20 ns. 9.

Add 10 ns if the write operations results in a RCR or block lock status change, for the subsequent read operation to 10. reflect this change.

These specs are required only when the device is in a synchronous mode and clock is active during address setup phase. 11. 12. This specification must be complied with by customer's writing timing. The result would be unpredictable if any violation to this timing specification.



Figure 23: Write-to-Write Timing



Figure 24: Asynchronous Read-to-Write Timing

Note: WAIT deasserted during asynchronous read and during write. WAIT High-Z during write per OE# deasserted.



Figure 25: Write-to-Asynchronous Read Timing



Figure 26: Synchronous Read-to-Write Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR 10=0, WAIT asserted low). Clock is ignored during write operation.



Figure 27: Write-to-Synchronous Read Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low).

Program and Erase Characteristics 15.5

Num	Symbol	Parameter			V _{PPL}			V _{PPH}		Unit	Note		
Num	Symbol		Falameter	Min	Тур	Max	Min	Тур	Max	Unit	Note		
	•		Conventional Wo	ord Prog	ramming	9							
W200	t _{PROG/W}	Program Time	Single word	-	270	456	-	270	456	μs	1		
			Buffered Pr	ogramm	ing	•							
			Aligned 32-Wd, BP time (32 Words)	-	310	716	-	310	716				
			Aligned 64-Wd, BP time (64 Word)	-	310	900	-	310	900				
W250	W250 t _{PROG}	Program Time	Aligned 128-Wd, BP time (128 Words)	-	375	1140	-	375	1140	μs	1		
					Aligned 256-Wd, BP time (256 Words)	-	505	1690	-	505	1690		
			one full buffer (512 Words)	-	900	3016	-	900	3016				
			Buffered Enhanced F	actory F	Program	ming							
W451	t _{BEFP/B}	Program	Single byte	n/a	n/a	n/a	-	0.5	-	116	1,2		
W452	t _{BEFP/Setup}	Flogram	BEFP Setup	n/a	n/a	n/a	5	-	-	μο	1		
			Erase and	l Susper	nd								
W500	t _{ERS/PB}	Eraco Timo	32-KByte Parameter	-	0.8	4.0	-	0.8	4.0	c			
W501	t _{ERS/MB}		128-KByte Main	-	0.8	4.0	-	0.8	4.0	5	1		
W600	t _{SUSP/P}		Program suspend	-	25	30	-	25	30		1		
W601	t _{SUSP/E}	Suspend Latency	Erase suspend	-	25	30	-	25	30	μs			
W602	t _{ERS/SUSP}	'	Erase to Suspend	-	500	-	-	500	-		1,3		
			blank	check									
W702	t _{BC/MB}	blank check	Main Array Block	-	3.2	-	-	3.2	-	ms			

Table 25: Program and Erase Specifications

Notes:

Typical values measured at $T_C = +25$ °C and nominal voltages. Performance numbers are valid for all speed versions. Excludes system overhead. Sampled, but not 100% tested. 1.

2. 3. Averaged over entire device. W602 is the typical time between an initial block erase or erase resume command and the a subsequent erase suspend command. Violating the specification repeatedly during any particular block erase may cause erase failures.

16.0 Ordering Information

16.1 Discrete Products





Note: The last digit is randomly assigned to cover packing media and/or features or other specific configuration.

 Table 26:
 Valid Combinations for Discrete Products

256-Mbit
RC28F256P33TF*
RC28F256P33BF*
PC28F256P33TF*
PC28F256P33BF*
JS28F256P33TF*
JS28F256P33BF*

16.2 **SCSP Products**

Figure 29: Decoder for SCSP Devices



Table 27: Valid Combinations for Dual- Die Products

512-Mbit [*]
RC48F4400P0TB0E*
PC48F4400P0TB0E*

Notes:

- The "B" parameter is used for Top(Die1)/Bot(Die2) stack option in the 512-Mbit density. The last digit is randomly assigned to cover packing media and/or features or other specific configuration. 1. 2.

Appendix A Supplemental Reference Information

A.1 Common Flash Interface

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the Read CFI command (see Section 6.2, "Device Command Bus Cycles" on page 18). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

A.1.1 Query Structure Output

The Query database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to Query data.

Query data are presented on the lowest-order data outputs (DQ_{7-0}) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two Query-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte (DQ_{7-0}) and 00h in the high byte (DQ_{15-8}).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of word-wide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs have 00h on the upper byte in this mode.

Table 28: Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII Value
	00010:	51	"Q"
Device Addresses	00011:	52	"R"
	00012:	59	"Y"

Offset	Hex Code	Value		
A _X -A ₁	D ₁₅	;-D ₀		
00010h	0051	``Q″		
00011h	0052	"R″		
00012h	0059	"Ү″		
00013h	P_ID _{LO}	DrVondor ID#		
00014h	P_ID _{HI}			
00015h	P _{LO}	PrVendor Thl&dr		
00016h	P _{HI}			
00017h	A_ID _{LO}	Alt\/endor ID#		
00018h	A_ID _{HI}			

Table 29: Example of Query Structure Output of x16 Devices

A.1.2 Query Structure Overview

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or *database*. Table 30 summarizes the structure sub-sections and address locations.

Table 30: Query Structure

00001-Fh	Reserved	Reserved for vendor-specific information
00010h	CFI query identification string	Command set ID and vendor data offset
0001Bh	System interface information	Device timing & voltage information
00027h	Device geometry definition	Flash device layout
D ⁽³⁾	Primary Numonyx-specific Extended Query	Vendor-defined additional information specific
P ⁽⁰⁾		to the Primary Vendor Algorithm

Note:

- 1. Refer to the Query Structure Output section and offset 28h for the detailed definition of offset address as a function of device bus width and mode.
- 2. BA = Block Address beginning location (i.e., 08000h is block 1's beginning location when the block size is 32-KWord).
- 3. Offset 15 defines "P" which points to the Primary Numonyx-specific Extended Query Table.

A.1.3 Read CFI Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Offset	Length	Description	Add.	Hex Code	Value
10h	3	Query-unique ASCII string "QRY".	10: 11: 12:	51 52 59	"Q″ "R″ "Y″
13h	2	Primary Vendor command set and control interface ID code. 16-bit ID code for Vendor-specified algorithms.	13: 14:	01 00	
15h	2	Extended Query Table primay algorithm address.	15: 16:	0A 01	
17h	2	Alernate vendor command set and control interface ID code. 0000h means no second vendor-specified alorithm exists.	17: 18:	00 00	
19h	2	Secondary algorithm Extended Query Table address. 0000h means none exists.	19: 1A:	00 00	

Table 31: CFI Identification

Table 32: System Interface Information

Offset	Length	Description	Add	Hex Code	Value
1Bh	1	VCC logic supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1B:	23	2.3V
1Ch	1	VCC logic supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1C:	36	3.6V
1Dh	1	VPP [programming] supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1D:	85	8.5V
1Eh	1	VPP [programming] supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1E:	95	9.5V
1Fh	1	"n" such that typical single word program time-out = $2^n \mu$ -sec	1F:	09	512µs
20h	1	"n" such that typical full buffer write time-out = $2^n \mu$ -sec	20:	0A	1024µs
21h	1	"n" such that typical block erase time-out = 2^{n} m-sec	21:	0A	1s
22h	1	"n" such that typical full chip erase time-out = 2^n m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = 2^n times typical	23:	01	1024µs
24h	1	"n" such that maximum buffer write time-out = 2^n times typical	24:	02	4096µs
25h	1	"n" such that maximum block erase time-out = 2^n times typical	25:	02	4s
26h	1	"n" such that maximum chip erase time-out = 2^n times typical	26:	00	NA

A.1.4 Device Geometry Definition

Offset	Length	Description							Add	Hex Code	Value		
27h	1	"n" such	that devi	ce size = 2	2 ⁿ in numb	oer of byte	S			27:	See Tab	le Below	
		Flash de "n" such capabilit	-lash device interface code assignment: 'n" such that n+1 specifies the bit field that represents the flash device width capabilities as described in the table:										
	_	7	6	5	4	3	2	1	0				
28h	2	_	_	_	_	x64	x32	x16	x8	28:	01	x16	
		15	14	13	12	11	10	9	8				
		_	_	_	_	_	_	_	_	29:	00		
2.41	-	» <i>«</i>						2 ⁿ		2A:	0A	1024	
2Ah	2	"n" such	that maxi	mum num	iber of byt	tes in write	e buffer =	2"		2B:	00		
2Ch	1	Number 1. x = 2. x sp sam 3. Syn	of erase b 0 means pecifies the e-size era nmetrically	lock region no erase b e number o se blocks. v blocked p	ns (x) with locking; t of device r partitions	hin device he device regions wit have one l	: erases in l th one or r blocking re	oulk nore cont egion	guous	2C:	See Tab	le Below	
										2D:			
70	4	Erase Blo	ock Regior	1 Inform	ation bor of ider	atical-cizo	oraco bloc	kc		2E: 2F:	Soo Tab	la Bolow	
20	4	bits 16	5-31 = z, i	region eras	se block(s) size are	z x 256 by	tes			See Table Below		
										30:			
										31:			
31h	4	Erase Blo bits 0-	the second second tensor $15 = v. v - v$	i 2 Inform ⊦1 = numl	ation ber of ider	ntical-size	erase bloc	ks		32:	See Tab	le Below	
		bits 16	5-31 = z, r	egion eras	se block(s) size are	z x 256 by	tes		33:		See Table Delow	
										34:			
										35:			
35h	4	Reserved	l for futur	e erase blo	ock reaion	informati	on			36:	See Tab	le Below	
_										37:		-	
										38:			

Table 33: Device Geometry Definition

Address	256-Mbit		Address	256-Mbit		Address	256-Mbit		
	-В	-т	Address	-В	-т	Address	-В	-т	
27:	19	19	2D:	03	FE	33:	00	80	
28:	01	01	2E:	00	00	34:	02	00	
29:	00	00	2F:	80	00	35:	00	00	
2A:	0A	0A	30:	00	02	36:	00	00	
2B:	00	00	31:	FE	03	37:	00	00	
2C:	02	02	32:	00	00	38:	00	00	

A.1.5 Numonyx-Specific Extended Query Table

Offset ⁽¹⁾	Length	Description			
P = 10Ah	-	(Optional flash features and commands)	Add.	Code	Value
(P+0)h	3	Primary extended query table	10A	50	"P"
(P+1)h		Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	" "
(P+3)h	1	Major version number, ASCI	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	35	"5"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	E6	
(P+6)h		bits 10–31 are reserved; undefined bits are "0." If bit 31 is	110:	09	
(P+7)h		"1" then another 31 bit field of Optional features follows at	111:	00	
(P+8)h		the end of the bit–30 field.	112:	40	
		bit 0 Chip erase supported	bit () = 0	No
		bit 1 Suspend erase supported	bit 1	1 = 1	Yes
		bit 2 Suspend program supported	bit 2	2 = 1	Yes
		bit 3 Legacy lock/unlock supported	bit 3	3 = 0	No
		bit 4 Queued erase supported	bit 4	4 = 0	No
		bit 5 Instant individual block locking supported	bit 5	5 = 1	Yes
		bit 6 Protection bits supported	bit 6	5 = 1	Yes
		bit 7 Pagemode read supported	bit 7	7 = 1	Yes
		bit 8 Synchronous read supported	bit 8	3 = 1	Yes
		bit 9 Simultaneous operations supported	bit 9	9 = 0	No
		bit 10 Extended Flash Array Blocks supported	bit 1	0 = 0	No
		bit 11 Permanent Block Locking of up to Full Main Array supported	bit 1	1 = 1	Yes
		bit 12 Permanent Block Locking of up to Partial Main Array supported	bit 1	2 = 0	No
		bit 30 CFI Link(s) to follow	bit 3	80 = 1	Yes
		bit 31 Another "Optional Features" field to follow	bit 3	31 = 0	No
(P+9)h	1	Supported functions after suspend: read Array, Status, Query	113:	01	
		Other supported operations are:			
		bits 1–7 reserved; undefined bits are "0"			
		bit 0 Program supported after erase suspend	bit () = 1	Yes
(P+A)h	2	Block status register mask	114:	03	
(P+B)h		bits 2–15 are Reserved; undefined bits are "0"	115:	00	
		bit 0 Block Lock-Bit Status register active	bit () = 1	Yes
		bit 1 Block Lock-Dow n Bit Status active	bit 1	= 1	Yes
		bit 4 EFA Block Lock-Bit Status register active	bit 4	4 = 0	No
		bit 5 EFA Block Lock-Dow n Bit Status active	bit 5	5 = 0	No
(P+C)h	1	V _{cc} logic supply highest performance program/erase voltage	116:	18	1.8V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 BCD value in volts			
(P+D)h	1	V _{PP} optimum program/erase supply voltage	117:	90	9.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 HEX value in volts			

Address	Disc	rete	512-Mbit				
	–В	-T	-В		_	Т	
			die 1 (B)	die 2 (T)	die 1 (T)	die 2 (B)	
112:	00	00	40	00	40	00	

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space.	118:	02	2
		"00h," indicates that 256 protection fields are available			
(P+F)h	4	Protection Field 1: Protection Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) Protection register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user	11C:	03	8 byte
		programmable. Bits 0–15 point to the Protection register Lock			
		byte, the section's first byte. The follow ing bytes are factory			
		pre-programmed and user-programmable.			
		bits 0–7 = Lock/bytes Jedec-plane physical low address			
		bits 8–15 = Lock/bytes Jedec-plane physical high address			
		bits 16–23 = "n" such that 2 ⁿ = factory pre-programmed bytes			
		bits $24-31 = "n"$ such that $2^n =$ user programmable bytes			
(P+13)h	10	Protection Field 2: Protection Description	11D:	89	89h
(P+14)h		Bits 0–31 point to the Protection register physical Lock-word	11E	00	00h
(P+15)h		address in the Jedec-plane.	11F:	00	00h
(P+16)h		Follow ing bytes are factory or user-programmable.	120:	00	00h
(P+17)h		bits 32–39 = "n" such that n = factory pgm'd groups (low byte)	121:	00	0
(P+18)h		bits $40-47 = $ "n" such that n = factory pgm'd groups (high byte)	122:	00	0
, (P+19)h		bits 48–55 = "n" \ 2n = factory programmable bytes/group	123:	00	0
(P+1A)h		bits 56–63 = "n" such that n = user pgm/d groups (low byte)	124:	10	16
, (P+1B)h		bits 64–71 = "n" such that n = user pgm/d groups (high byte)	125:	00	0
(P+1C)h		bits 72–79 = "n" such that 2^n = user programmable bytes/group	126:	04	<mark>16</mark>

Table 35: OTP Register Information

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah	U	(Optional flash features and commands)	Add.	Code	Value
(P+1D)h (P+1E)h	1	Page Mode Read capability bits 0–7 = "n" such that 2 ⁿ HEX value represents the number of read-page bytes. See offset 28h for device w ord w idth to determine page-mode data output w idth. 00h indicates no read page buffer. Number of synchronous mode read configuration fields that follow . 00h	127:	05	32 byte
` ´		indicates no burst capability.			
(P+1F)h	1	Synchronous mode read capability configuration 1 Bits 3–7 = Reserved Bits 0–2 "n" such that 2n+1 HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum w ord w idth. A value of 07h indicates that the device is capable of continuous linear bursts that w ill output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be w ritten directly to the Read Configuration Register bits 0–2 if the device is configured for its maximum w ord w idth. See offset 28h for w ord w idth to determine the burst data output w idth.	129:	01	4
(P+20)h	1	Synchronous mode read capability configuration 2	12A:	02	8
(P+21)h	1	Synchronous mode read capability configuration 3	12B:	03	16
(P+22)h	1	Synchronous mode read capability configuration 4	12C:	07	Cont

Figure 30: Burst Read Information

Table 36: Partition and Erase Block Region Information

Offset ⁽¹⁾			See	table b	elow
P = 10Ah		Description		Addı	ess
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardw are-partition regions within the device.	1	12D:	12D:
		x = 0: a single hardw are partition device (no fields follow).			
		x specifies the number of device partition regions containing			
(P+23)h	(P+23)h	one or more contiguous erase block regions.			

Offs	et ⁽¹⁾		See	table b	elow
P = 10Ah		Description		Addı	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+24)h	(P+24)h	Data size of this Parition Region Information field	2	12E:	12E
(P+25)h	(P+25)h	(# addressable locations, including this field)		12F	12F
(P+26)h	(P+26)h	Number of identical partitions within the partition region	2	130:	130:
(P+27)h	(P+27)h			131:	131:
(P+28)h	(P+28)h	Number of program or erase operations allow ed in a partition bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	132:	132:
(P+29)h	(P+29)h	Simultaneous program or erase operations allow ed in other partitions w hile a partition in this region is in Program mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	133:	133:
(P+2A)h	(P+2A)h	Simultaneous program or erase operations allow ed in other partitions w hile a partition in this region is in Erase mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	134:	134:
(P+2B)h	(P+2B)h	Types of erase block regions in this Partition Region. x = 0 = no erase blocking; the Partition Region erases in bulk x = number of erase block regions w / contiguous same-size erase blocks. Symmetrically blocked partitions have one blocking region. Partition size = (Type 1 blocks)x(Type 1 block sizes) + (Type 2 blocks)x(Type 2 block sizes) ++ (Type n blocks)x(Type n block sizes)	1	135:	135:

Table 37:	Partition	Region	1 Information	(Sheet 1 of 2	١
	i ai cicion	Region			

Offset ⁽¹⁾				See table below		
P = 10Ah		Description		Address		
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор	
(P+2C)h	(P+2C)h	Partition Region 1 Erase Block Type 1 Information	4	136:	136:	
(P+2D)h	(P+2D)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		137:	137:	
(P+2E)h	(P+2E)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		138:	138:	
(P+2F)h	(P+2F)h		-	139:	139:	
(P+30)h	(P+30)h	Partition 1 (Erase Block Type 1)	2	13A:	13A:	
(P+31)h	(P+31)h	Block erase cycles x 1000	4	13B:	13B:	
(P+32)h	(P+32)n	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13C:	13C:	
		bit $4 = \text{internal EDAC used } (1=)(as 0=no)$				
		bit $4 = \text{internal LDAC used (1-yes, 0-no)}$ bits 5–7 = reserve for future use				
(D±33)b	(D+33)h	Partition 1 (grass block Type 1) page mode and synchronous mode canabilities	1	120.	13D.	
(F+33)II	(F+33)	defined in Table 10	'	150.	150.	
		bit 0 = page-mode host reads permitted (1=ves, 0=no)				
		bit 1 = synchronous host reads permitted (1=ves, 0=no)				
		bit 2 = synchronous host writes permitted (1=yes, 0=no)				
		bits 3–7 = reserved for future use				
		Partition Region 1 (Erase Block Type 1) Programming Region Information	6			
(P+34)h	(P+34)h	bits $0-7 = x$, $2^x = Programming Region aligned size (bytes)$		13E:	13E:	
(P+35)h	(P+35)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		13F:	13F:	
(P+36)h	(P+36)h	bits 16–23 = y = Control Mode valid size in bytes		140:	140:	
(P+37)h	(P+37)h	bits 24-31 = Reserved		141:	141:	
(P+38)h	(P+38)h	bits 32-39 = z = Control Mode invalid size in bytes		142:	142:	
(P+39)h	(P+39)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:3	2)	143:	143:	
(P+3A)h	(P+3A)h	Partition Region 1 Erase Block Type 2 Information	4	144:	144:	
(P+3B)h	(P+3B)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		145:	145:	
(P+3C)h	(P+3C)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		146:	146:	
(P+3D)h	(P+3D)h			147:	147:	
(P+3E)h	(P+3E)h	Partition 1 (Erase Block Type 2)	2	148:	148:	
(P+3F)h	(P+3F)h	Block erase cycles x 1000		149:	149:	
(P+40)h	(P+40)h	Partition 1 (erase block Type 2) bits per cell; internal EDAC	1	14A:	14A:	
		bits $0-3 = bits per cell in erase region$				
		bit 4 = Internal EDAC used (1=yes, 0=no)				
		Dits 5–7 = reserve for future use	4	4.4D	4.40	
(P+41)n	(P+41)n	Partition 1 (erase block Type 2) page mode and synchronous mode capabilities	1	14B:	14B:	
		bit $\Omega = nage-mode host reads permitted (1=ves \Omega=no)$				
		bit 1 = synchronous host reads permitted (1=yes, 0=no)				
		bit 2 = synchronous host writes permitte				
		Partition Region 1 (Erase Block Type 2) Programming Region Information	6			
(P+42)h	(P+42)h	bits $0-7 = x$, $2^x = Programming Region aligned size (bytes)$		14C:	14C:	
(P+43)h	(P+43)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		14D:	14D:	
(P+44)h	(P+44)h	bits 16–23 = y = Control Mode valid size in bytes		14E:	14E:	
(P+45)h	(P+45)h	bits 24-31 = Reserved		14F:	14F:	
(P+46)h	(P+46)h	bits 32-39 = z = Control Mode invalid size in bytes		150:	150:	
(P+47)h	(P+47)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:3	2)	151:	151:	

Table 38: Partition Region 1 Information (Sheet 2 of 2)

Address	256-Mbit			
	BT			
12D:	01	01		
12E	24	24		
12F:	00	00		
130:	01	01		
131:	00	00		
132:	11	11		
133:	00	00		
134:	00	00		
135:	02	02		
136:	03	FE		
137:	00	00		
138:	80	00		
139:	00	02		
13A	64	64		
13B:	00	00		
13C	02	02		
13D:	03	03		
13E	00	00		
13F:	80	80		
140:	00	00		
141:	00	00		
142:	00	00		
143:	80	80		
144:	FE	03		
145:	00	00		
146:	00	80		
147:	02	00		
148:	64	64		
149:	00	00		
14A	02	02		
14B:	03	03		
14C	00	00		
14D:	80	80		
14E	00	00		
14F:	00	00		
150:	00	00		
151:	80	80		

Table 39: Partition and Erase Block Region Information

Table 40: CFI Link Information

Length	Description		Hex		
	(Optional flash features and commands)	Add.	Code	Value	
4	CFI Link Field bit definitions	152:			
	Bits 0–9 = Address offset (within 32Mbit segment) of referenced CFI table	153:	See table below		
	Bits 10–27 = nth 32Mbit segment of referenced CFI table	154:			
	Bits 28–30 = Memory Type	155:			
	Bit 31 = Another CFI Link field immediately follow s				
1	CFI Link Field Quantity Subfield definitions	156:			
	Bits 0–3 = Quantity field (n such that n+1 equals quantity)				
	Bit 4 = Table & Die relative location		See tab	le below	
	Bit 5 = Link Field & Table relative location				
	Bits 6–7 = Reserved				

Address	Discrete		512-Mbit			
	–В	-T	-В		-	T
	_	1	die 1 (B)	die 2 (T)	die 1 (T)	die 2 (B)
152:	FF	FF	10	FF	10	FF
153:	FF	FF	20	FF	20	FF
154:	FF	FF	00	FF	00	FF
155:	FF	FF	00	FF	00	FF
156:	FF	FF	10	FF	10	FF

A.2 Flowcharts

Figure 31: Word Program Flowchart




Figure 32: Program Suspend/Resume Flowchart

Datasheet 73

Figure 33: Buffer Program Flowchart



Datasheet 74 Mar 2010 Order Number: 320003-09





Figure 35: Block Erase Flowchart









Figure 37: Erase Suspend/Resume Flowchart





Figure 39: Status Register Flowchart



Datasheet 80 Mar 2010 Order Number: 320003-09

A.3 Write State Machine

Show here are the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, Read CFI or Read Status Register) until a new command changes it. The next WSM state does not depend on the partition's output state.

Note: IS refers to Illegal State in the Next State Tables.

							Со	mma	nd I	nput	and	Resi	ulting	g Chi	p Ne	xt S	tate ⁽	1)			
Current Chip State		Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	/SM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	(03h, 04h)		other	>
R	Ready	Ready Program BP Setup EFI Setup				Erase Setup	BEFP Setup			Ready	1		Lock/RCR /ECR Setup	BC Setup	OTP Setup	I	Ready	4	N/A	Ready	N/A
Lock/RC		F Er	Ready ror [l	(Loc Botch	k])		Ready (Unlock Block)	Ready (Lock Error [Botch])							Ready (Lock down Block)	Ready (Set CR)	N/A	Ready (Lock Error [Botch])	N/A		
	Setup	OTP Busy									С	TP Bus	sy .						N/A	OTP Busy	N/A
OTP	Busy	OTP Busy	OTP Busy	OTP	Busy IS in OTP Busy OTP Busy IIIegal State in OTP Busy OTP Busy OTP Busy						N/A	OTP Busy	Ready								
	IS IN OTP Busy Setup	TP Busy OTP Busy OTP Busy Word Program Busy								N/A	Pam Busy	N/A									
	Busy	Pgm Busy	IS in Pgm Busy	Pgm	Busy	IS in Bu	Pgm Isy	Pgm Busy	Pgm Susp	Wor	d Pgm I	Busy	IS ir	n Word Busy	Pgm	Wor	d Pgm I	Busy	N/A	Pgm Busy	Ready
Word	IS in Pgm Busy										Word	Pgm B	usy							1	
Program	Suspend	Pgm Susp	IS in Pgm Susp	Pg Sust	im bend	IS in Su	Pgm Isp	Pgm Busy	Pgm	Susp	Susp (Er bits clear)	Word Pgm Susp	Illegal	State i Suspen	n Pgm d	Wo	rd Prog Suspen	ram d	N/A	Word Pgm Susp	N/A
	IS in Pgm Suspend									W	ord Pro	gram S	uspend	ł							
	EFI Setup										Sub-fu	nction s	setup								
	Sub-function Setup	Sub-op-code Load 1																			
	Sub-op-code Load 1						Si	ub-func	tion Lo	oad 2 if	word c	ount >	0, else	Sub-fu	nction (confirm	l				N/A
	Load 2				S	ub-fun	ction C	onfirm	if data	load in	progra	m buff	er is co	mplete	, ELSE	Sub-fu	nction I	Load 2			
	Sub-function Confirm		Rea	ıdy (Err	or [Bot	ch])		S-fn Busv						Read	y (Erro	r [Botc	h])				
EFI	Sub-function Busy	S-fn Busy	IS in S-fn Busy	S-fn	Busy	Illegal in S-fr	State Busy	S-fn Busy	S-fn Susp	s	-fn Bus	y	IS ii	n S-fn I	Busy	S	i-fn Bus	şy		S-fn Busy	Ready
	IS in Sub- function Busv		-					·			Sub-fu	nction	Busy						-		1 1
	Sub-function Susp	S-fn Susp	IS in S-fn Susp	Sub-fu	inction	Illegal in S-fr	State 1 Busy	S-fn Busy	S- Sus	-fn pend	S-fn Susp (Er bits clear)	S-fn Susp	IS ii	n S-fn S	Susp	S-f	n Susp	end	N/A	S-fn Susp	N/A
	IS in S-fn Susp								-	S	ub-funo	tion Su	uspend								1

Table 41: Next State Table for P3x-65nm (Sheet 1 of 3)

							C0	mma	ina 1	nput	: and	Kes	uiting	g Ch	рие	ext S	tate	(-)			
Current	t Chip State	Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	NSM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(901), 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	04h)		other	-
	BP Load 1 (8)					BP Load 1 BP Load 2 if word count >0, else BP confirm															
	BP Load 2 ⁽⁸⁾				BP	Confirr	BP Load 2 if word count >0, else BP confirm rm if data load in program buffer is complete, ELSE BP load 2 (Error [Bottom] (Broror [Bottom]												N/A		
Buffer	BP Confirm		Rea	ady (Err	or [Bot	:ch])		BP Busy						Read	ly (Erro	r [Boto	:h])				
Pgm (BP)	BP Busy	BP Busy	IS in BP Busy	BP I	Busy	Illega in BP	l State Busy	BP Busy	BP Susp		BP Bus	/	IS	in BP B	usy		BP Bus	ÿ		BP Busy	Ready
	IS in BP Busy BP Susp	BP Susp	IS in BP Susp	BP Su	ispend	Illega in BP	l State Busy	BP Busy	BP Su	spend	BP Susp (Er bits clear)	BUSY BP Susp	IS i	in BP S	usp	В	P Susp	end	N/A	BP Susp	N/A
	IS in BP Susp		BP Suspend																		
	Setup		Rea	ady (Err	or [Bot	:ch])		Erase Busy		Ready (Error [Botch]) N/A							Ready (Err Botch0])				
Erase	Busy	Erase IS in Erase Busy Busy IS				IS in Bu	Erase Jsy	Erase Busy	Erase Susp	E	rase Bu	sy	IS in	Erase	Busy	E	rase Bı	lsy	N/A	Ers Busy	N/A
	Suspend	Erase Susp	Word Pgm Setup in Erase Susp	BP Setup in Erase Susp	BP Setup in Erase Susp Susp Susp Susp Susp Susp Susp				Era Sus	Erase Suspend (Er Lclear) Erase Suspend (Erase Lclear) Susp (Erase Suspend Susp Susp Susp Susp Susp Susp Susp Susp						N/A	Erase Susp	N/A			
	IS in Erase Susp										Eras	e Suspe	end								
	Busy	Word Pgm busy in Erase Susp	IS in Pgm busy in Ers Susp	Word bus Erase	l Pgm sy in s Susp	IS in Pgm t Ers	Word ousy in Susp	Word Pgm busy in Erase Susp	Word Pgm Susp in Ers Susp	Word	I Pgm b rase Su	usy in sp	IS ir busy	Word in Ers	Pgm Susp	Word E	l Pgm t rase Si	ousy in Jsp	N/A		Erase Susp
Word	Illegal state(IS) in Pgm busy in							Wo	ord Pgn	n busy	in Eras	e Suspe	end							Word Pgm Busy in	IS in Ers
Pgm in Erase Suspend	Suspend	Word IS in Pgm pgm Word Pgm iS in pr susp susp susp in Ers susp in in Ers in Ers Susp Susp					pgm in Ers Jsp	Word Pgm busy in Erase Susp	Word Pgm susp in Ers susp	ford Word Pgm Word Susp Pgm iS in Word Pgm Susp Pgm in Ers Susp in Ers susp is susp is susp in Ers Susp clear)						susp in sp	N/A		N/A		
	Illegal State in Word Program Suspend in Erase Suspend									Word F	gm bus	iy in Er	ase Sus	spend							
	Setup							BDLoor	12105	BP L	load 1 i	n Erase	Suspe	nd		nfirm					
	BP Load 2 ⁽⁸⁾		BP Con	firming	Erase :	Suspen	d if dat	a load	in prog	ram bu	uffer is o	complet	e, ELSI	E BP lo	ad 2 in	Erase	Susper	nd	Ers Susp (Error [Botc h])	BP Confirm in Erase Suspend when count=0, ELSE BP load 2	N/A
	BP Confirm	Er	ase Su	spend (Error [BotchB	P])	BD					Er	ase Su	sp (Err	or [Bot	ch BP])	.,		
BP in Erase Suspend	BP Busy	BP Busy in Ers Susp Susp BP Brand Susp Susp BP Brand BP Busy in Erase Susp Susp BP Busy in Erase Susp Susp BP Busy in Brand BP Busy in Brand BP Busy in BP									BP Busy in Ers Susp	Erase Susp									
	IS in BP Busy									BP	Busy in	Erase	Susper	d							Ers
	BP Susp	BP Susp in Ers Susp	IS in BP Susp in Ers Susp	BP Su in E Sus	ispend rase pend	Illega in BP E Ers	l State Busy in Susp	BP Busy in Ers Susp	BP Si Ers	BP Susp in Ers Susp in Ers Susp in Ers Susp in Cer in Susp in Dits Susp in Cer in Susp in Dits Susp in Dits Susp in Dits Susp in Dits Susp in Dits Susp in Dits S				BP Susp in Ers Susp	N/A						
	IS in BP Suspend					•		•		BP S	uspend	in Eras	e Susp	end		•			•	•	

Datasheet 82

							Со	mma	nd I	nput	and	Res	ultin	g Chi	p Ne	ext S	tate ⁽	1)			
Current Chip State		Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	/SM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	(03h, 04h)		other	5
	EFI Setup Sub-function		Sub-function Setup in Erace Suspend										_								
	Setup Sub-op-code		Sub-function Load 2 in Frace Suspend										-								
EFI in	Load 1 Sub-function Load 2	Sub-function Confirm in Erase Suspend if data load in program buffer is complete, ELSE Sub-function Load 2 Busp load in program (Error buffer is (Borc complete, ELSE Sub-function Load 2 (Borc Sub-function Load 2 h)) Load 2														N/A					
	Sub-function Confirm	Erase Suspend (Error [Botch])											Er	rase Su	spend (Error [Botch])			
Erase Suspend	Sub-function Busy	S-fn IS in Busy Busy Ers Suspend Susp Susp Susp						Busy in Ers Susp	S-fn Susp in Ers Susp	S-fn	Busy in Susp	n Ers	IS in I	S-fn B Ers Sus	usy in p	S-fn	Busy i Susp	n Ers	N/A	S-fn Busy in Ers Susp	Erase Susp
	IS in Sub- function Busy	Sub-function Busy in Ers Susp												IS in Ers Susp							
	Sub-function Susp	S-fn Susp in Ers Susp	IS in S-fn Susp in Ers Susp	S- Suspe Ers	-fn end in Susp	Illegal in S-fr in Ers	l State n Busy s Susp	S-fn Busy in Ers Susp	Susp Ers	-fn end in Susp	S-fn Susp in Ers Susp (Er bits clear)	S-fn Susp in Ers Susp	IS in I	S-fn S Ers Sus	usp in p	S-fn S	uspeno Susp	l in Ers	N/A	S-fn Susp in Ers Susp	N/A
	IS in Phase-1 Susp								Sub	-Funct	ion Sus	pend ir	n Erase	Suspe	nd						
Lock/RC EFA Blo Erase	CR/ECR/Lock ock Setup in Suspend	/Lock up in end [Botch]) Erase Suspend (Lock Error [Botch]) [Botch]) Ers Susp (Lock Error [Botch]) [Botch]) [Bik Ck Bick] [Botch] [Cock Down							Ers Susp (Error [Botch])	N/A											
	Setup		Read	y (Err	or [Bo	otch])		BC Busy				Rea	dy (Err	ror [Bot	ch])					Ready (Error [Botch])	N/A
Blank Check	Blank Check Busy IS in Blank Check	BC Busy	IS in BC Busy	BC I	Busy	IS ii Bu	n BC Isy		Blank Check Busy IS in BC Busy BC Busy									у	N/A	BC Busy	Ready
	Busy							BEFP	E	Dr BUS	y										
BEFP	Setup		Rea	dy (Err	or [Bot	ch])		Load Data						Read	y (Erro	r [Boto	h])				N/A
	BEFP Busy	BEFP	Prograr	n and \	/erify B	usy (if	Block A	Address	given treate	matche d as da	s addre ta. (7)	ess give	en on B	EFP Se	tup con	nmand). Com	mands	Ready	BEFP Busy	Ready

Table 41: Next State Table for P3x-65nm (Sheet 3 of 3)

				Co	mma	nd I	nput	to C	Chip a	and	Resu	lting) Out	put	мих	Nex	t Sta	ite(1)	
Current Chip State	Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
REEPSatur	(FFN)	(40n)	(E&D)	(EBD)	(20n)	(80h)	(DUN)	(BO)	(70n)	(50n)	98h)	(60N)	(BCD)	(CUN)	(U1N)	(2FN)	04h)		other	
BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, Load 1, Load 2 BP Setup, Load 1, Load 2 - in Erase Susp. BP Confirm EFI Sub-function Confirm WordPgmSetup, Word Pgm Setup in Erase Susp, BP Confirm in Erase Suspend, EFI S-fn Confirm in Ers Susp, Blank Check Setup, Blank Check Busy	Status Read										t Change									
Lock/RCR/ECR Setup, Lock/RCR/ECR Setup in Erase Susp							St	atus	s Re	ad							Array Read			s no
EFI S-fn Setup, Ld 1, Ld 2 EFI S-fn Setup, Ld1, Ld 2 - in Erase Susp.							0	utpu	ıt M	UX	will	not	chai	nge						doe
BP Busy BP Busy in Erase Suspend EFI Sub-function Busy EFI Sub-fn Busy in Ers Susp Word Program Busy, Word Pgm Busy in Erase Suspend, OTP Busy Erase Busy Ready,	Status Read Status Read ay Read Status Read Status Read Status Read Status Read Status Read Status Read				Status Read Output MUX does not Change					does ge	Output MUX									
Word 'pm Suspend, BP Suspend, Phase-1 BP Suspend, Erase Suspend, BP Suspend in Erase Suspend Phase-1 BP Susp in Ers Susp	Array Read			Output MUX doesn't Chan <u>g</u>	חספאו ר כוומווא		no	Does	Stat	Arr	ID/Query Rea									

Table 42: Output Next State Table for P3x-65nm

Notes:

- IS refers to *Illegal State* in the Next State Table. 1.
- 2. "Illegal commands" include commands outside of the allowed command set.

3.

- "Tillegal commands" include commands outside of the allowed command set. The device defaults to "Read Array" on powerup. If a "Read Array" is attempted when the device is busy, the result will be "garbage" data (we should not tell the user that it will actually be Status Register data). The key point is that the output mux will be pointing to the "array", but garbage data will be output. "Read ID" and "Read Query" commands do the exact same thing in the device. The ID and Query data are located at different locations in the address map. The Clear Status command only clears the error bits in the status register if the device is not in the following modes:1. WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend), OTP Busy, BEFP modes) 2. Suspend states (Erase Suspend, Pgm Suspend, Pgm Suspend In Erase Suspend). BEFP writes are only allowed when the status register bit #0 = 0 or else the data is ignored. Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the operation and then move to the Ready State. Buffered programming will botch when a different block address (as compared to the address given on the first data write cycle) is written during the BP Load1 and BP Load2 states. All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 4.
- 5.
- 6.
- 7.
- 8.
- All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 9. not be parsed separately. (I.e. If an erase set-up command is issued followed by a D0h command, the D0h command will not resume the program operation. Issuing the erase set-up places the CUI in an "illegal state". A subsequent command will clear the "illegal state", but the command will be otherwise ignored.

Appendix B Conventions - Additional Documentation

B.1 Acronyms

BEFP:	Buffered Enhanced Factory Programming
CUI :	Command User Interface
MLC :	Multi-Level Cell
OTP :	One-Time Programmable
PLR :	one-time programmable Lock Register
PR:	one-time programmable Register
RCR :	Read Configuration Register
RFU :	Reserved for Future Use
SR :	Status Register
SRD	Status Register Data
WSM	Write State Machine

B.2 Definitions and Terms

VCC :	Signal or voltage connection
V _{CC} :	Signal or voltage level
h :	Hexadecimal number suffix
0b :	Binary number prefix
0x :	hexadecimal number prefix
SR.4 :	Denotes an individual register bit.
A[15:0]:	Denotes a group of similarly named signals, such as address or data bus.
A5 :	Denotes one element of a signal group membership, such as an individual address bit.
Bit :	Single Binary unit
Byte :	Eight bits
Word :	Two bytes, or sixteen bits
Kbit :	1024 bits
KByte :	1024 bytes
KWord :	1024 words
Mbit :	1,048,576 bits
MByte :	1,048,576 bytes
MWord :	1,048,576 words
κ	1,000
м	1,000,000
3.0 V :	V_{CC} (core) and V_{CCQ} (I/O) voltage range of 2.3 V – 3.6 V
9.0 V :	VPP voltage range of 8.5 V – 9.5 V
Block :	A group of bits, bytes, or words within the flash memory array that erase simultaneously. The P33-65nm has two block sizes: 32 KByte and 128 KByte.

Datasheet 85

Main block :	An array block that is usually used to store code and/or data. Main blocks are larger than parameter blocks.
Parameter block :	An array block that may be used to store frequently changing data or small system parameters that traditionally would be stored in EEPROM.
Top parameter device :	A device with its parameter blocks located at the highest physical address of its memory map.
Bottom parameter device :	A device with its parameter blocks located at the lowest physical address of its memory map.

Appendix C Revision History

Date	Revision	Description
		Program performance update in front page, Section 25, "Program and Erase Specifications" and CFI.
		t _{DVWH} specification comments, Table 24, "AC Write Specifications" on page 54.
		Erase/program suspend latency specification update, Table 25, "Program and Erase Specifications" on page 58.
Mar 2010	09	Leaded TSOP part EOL.
		Burst latency update and 40MHz spec update, Table 12, "LC and Frequency Support" on page 36.
		Clarify the capacitance, Table 22, "Capacitance" on page 49.
		Ordering Information update.
		Update the Block lock Operations, Program Suspend/Resume, Erase Suspend/Resume flowcharts in Figure 36, Figure 37, Figure 37, backward compatible with 130nm.
		Align the sequence error description in Table 11.
Aug 2009	08	Add TSOP 40Mhz Burst Spec, f _{CLK} , t _{CLK} , t _{CHQV} , t _{CHTV} , Table 23, "AC Read Specifications -" on page 49.
		Add note 7 in buffer program flowchart Figure 33.
		Update V _{IL} undershoot and overshoot of Note 2 in Table 20.
		Update CFI 0x2A data in Section A.1, "Common Flash Interface".
Apr 2009		Add 512 Mbit (256/256) memory map in Figure 1, "P33-65nm Memory Map" on page 7
	07	Correct RCR.4, RCR.5, RCR.7 and RCR.9 definitions in Table 11, "Read Configuration Register Description" on page 34
		Correct A_0 to A_1 signal naming and remove invalid x8 information in Table 29, "Example of Query Structure Output of x16 Devices" on page 62
D 2000	0.6	Correct Page buffer address bits to Four on Section 7.1, "Asynchronous Page-Mode
Dec 2008	06	Correct VHH to V _{PPH} on Table 19, "DC Current Characteristics" on page 46 note.
		Update the Buffer program flowchart to reflect the read status register;
		minor wording modification;
No. 2000	0.5	Return to StrataFlash;
Nov 2008	05	Update the buffer program comments for cross 512-Word boundary;
		Correct A24 to A25 for virtual CE description in section 1.3:
		Remove Numonyx Confidential:
		Updated Axcell TM trademark:
Sep 2008	04	Remove 64M related content;
		Added W28 AC specification;
		Fixed Buffered Program Command error in figure 38;
July 2008	03	Updated block locking state diagram;
54.7 2000		Updated Address range in Memory Map figure;
		Changed LSB Address from A0 to A1 in figure7 under dual die configurations section;
1 2005		Changed LSB Address in ballout and pinout description from AU back to A1 to match P33 130nm.
June 2008	02	Corrected SCSP order information
May 2008	01	I Initial release

P33-65nm