# MD1213 + TC6320 Demoboard High Speed $\pm 100 V$ 2A Pulser 

## General Description

The MD1213DB1 can drive a transducer as a single channel transmitter for ultrasound and other applications. The demoboard consists of one MD1213 in a 12-Lead $4 \times 4 \times 0.9 \mathrm{~mm}$ QFN (K6) package, combined with Supertex's TC6320, an IC containing high voltage P - and N - channel FETs in a 8Lead SOIC package.

Logic control inputs INA, INB and OE of the MD1213 are controlled via the six-pin head connector on the board. Due to the fast signal rise and fall time requirement, every ground wire of the ribbon cable must be used to connect from the logic signal source. When OE is enabled, it should recieve the same voltage as the logic source circuit's power supply.

The MD1213DB1 output waveforms can be displayed directly using an oscilloscope by connecting the scope probe to the test point TP10-1 and TP10-2 (GND). The J5 jumper can select whether or not to connect the on-board equivalentload, a 220 pF 200 V capacitor paralleled with a $1.0 \mathrm{k} \Omega$, 1 W resistor. Also, a coaxial cable can be used to easily connect to the user's transducer.

## Demoboard Features

- Demonstrates one channel ultrasound transmitter
- MD1213 driving a TC6320 power MOSFET
$- \pm 2.0$ A source and sink current capability
- Logic control signal input connector
- SMA connectors for cable to a transducer
- 1.8 to 3.3 V CMOS logic interface


## Designing a Pulser with the MD1213

Low input capacitance and fast switching speed are the important features of the MD1213's input stage. Its logic inputs have an input impedance of about $20 \mathrm{k} \Omega$ in parallel with 5 pF , and an internal speed of around 100 MHz . The output enable pin, OE, determines the threshold voltage for the input-channel level translators. The MD1213's input stage logic is fully compatible with $1.8 \mathrm{~V}, 2.0 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, or 5.0 V CMOS logic. The level translators are also compatible with these logic voltage levels right up to the MOSFET's gate-driver voltage level, which is typically 5.0 V to 12 V . When OE is low, the chip disables its' outputs, setting OUTA high and OUTB low. This condition helps to properly pre-charge the AC coupling capacitors that the user can optionally add in series with the gate-driver circuit of the external P/N-channel FET pair.

## Block Diagram



Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

## Designing a Pulser with the MD1213 (cont.)

The MD1213's output stage has separate power pins that enable users to select the output signal's high and low levels independently from the supply voltages that the main part of the circuit uses. For example, the input logic levels could be 0 V and 3.3 V , and the output levels may lie anywhere in the range of $\pm 5.0 \mathrm{~V}$.

Typically, the MD1213's output has rise and fall times of about 6 . Ons when driving a 1000 pF load. The output stage is capable of peak currents of up to $\pm 2.0 \mathrm{~A}$, depending on the system's supply voltages and load capacitance. Such high currents are necessary to drive the input capacitances of the output MOSFETs for fast switching speeds.

The bottom of the MD1213 12-Lead QFN package has a thermal pad for power dissipation enhancement. It must externally connect to the VSS pin on the PCB. This pad is connected internally to the substrate of the IC circuit. It must have the lowest potential voltage of the circuit at all times, including during the power up or down periods, or it could cause circuit latch-up or damage.

The Supertex TC6320 is comprised of an N - and P-channel MOSFET pair with low threshold voltages ( 2.0 V maximum). This 8-Lead SO packaged device features 200 V breakdown voltage, 2.0A peak current output capabilities, and low input capacitance (110pF maximum). The TC6320 integrates the gate-source resistors and Zener diodes that a high voltage pulse-driver requires. The high output current capability of the TC6320 MOSFET speeds output waveform rise and fall time, while their low input capacitance minimizes propagation delays.

During power up/down conditions, the high voltage supplies $V_{P P}$ and $V_{\text {NN }}$ can inject transient voltages greater than 20 V via the output transistor's parasitic gate-to-source capacitances. The maximum permissible gate-to-source voltage $\left(\mathrm{V}_{\mathrm{GS}}\right)$ is $\pm 20 \mathrm{~V}$. The TC6320's integral $15-18 \mathrm{~V}$ Zener diodes across its' gate and source terminals protect against such transient voltages. But even if it is possible to slowly ramp the high voltage supplies, these Zener diodes are still crucial, as they also serve as the DC voltage restoration stage for the gates.

Note that it is possible to vary the $V_{P P}$ and $V_{N N}$ voltages without making significant changes to the circuit configuration. For example, $\mathrm{V}_{\mathrm{NN}}$ can be 0 V and $\mathrm{V}_{\mathrm{PP}}+200 \mathrm{~V}$ for positive unipolar pulses. Or $\mathrm{V}_{\mathrm{NN}}$ can be -200 V and $\mathrm{V}_{\mathrm{PP}} 0 \mathrm{~V}$ for a negative unipolar pulser. If the user plans to operate the demoboard above 100V, he must adjust the bypass capacitors (C8 or C 16 ) to a voltage rating of 200 V . Due to the BV limitation of the TC6320, the differential voltage $\left(\mathrm{V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}\right)$ must not be greater then 200 V .

## Operating Supply Voltages

| Symbol | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ss }}$ | Negative drive supply | -5.5 | 0 | 0 | V | $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right) \leq 13$ |
| $V_{L}$ |  | $\mathrm{V}_{\text {ss }}$ | - | $\mathrm{V}_{\mathrm{DD}}-2.0$ |  |  |
| $V_{D D}$ | Positive drive supply | 4.5 | 10 | 12 | V | $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right) \leq 13$ |
| $\mathrm{V}_{\mathrm{H}}$ |  | $\mathrm{V}_{\text {ss }}+2.0$ | 10 | $\mathrm{V}_{\text {D }}$ |  |  |
| $V_{\text {cc }}$ | Logic supply | 1.8 | 3.3 | 5.5 | V | --- |
| $\mathrm{V}_{\text {PP }}$ | TC6320 HV positive supply | 0 | - | 100 | V | --- |
| $\mathrm{V}_{\text {NN }}$ | TC6320 HV negative supply | -100 | - | 0 | V | --- |

Current Consumption

| Symbol | Typ | Units | Conditions |
| :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\mathrm{DD}}$ | 0.7 | mA | $\mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{H}}$ | 0.7 | mA | $\mathrm{~V}_{\mathrm{H}}=12 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | 58 | mA | $\mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{PP}}$ | 2.4 | mA | $\mathrm{~V}_{\mathrm{PP}}=100 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{NN}}$ | 2.5 | mA | $\mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ |

Waveform C, 20MHz, 8 cycles, $V_{S s}=V_{L}=0$ Load: $220 \mathrm{pF} / / 1.0 \mathrm{k}$

## Voltage Supply Power-Up Sequence

| 1 | $\mathrm{~V}_{\mathrm{CC}}$ | Logic voltage supply, and all $\mathrm{OE}=\mathrm{INA}=\mathrm{INB}=$ Low |
| :---: | :---: | :--- |
| 2 | $\mathrm{~V}_{\mathrm{DD}}$ | Positive drive voltage for $\mathrm{V}_{\mathrm{DD}} 1,2$ |
| 3 | $\mathrm{~V}_{\mathrm{SS}}$ | 0 or -5.0 V negative bias voltage for $\mathrm{V}_{\mathrm{SS}} 1,2$ and IC substrate voltage |
| 4 | $\mathrm{~V}_{\mathrm{L}}$ | 0 to -5.0 V or $\mathrm{V}_{\mathrm{SS}}$ negative driver voltage for $\mathrm{V}_{\mathrm{L}}$ |
| 5 | $\mathrm{~V}_{\mathrm{H}}$ | 0 to +10 or $\mathrm{V}_{\mathrm{DD}}$ positive driver voltage for $\mathrm{V}_{\mathrm{H}}$ |
| 6 | $\mathrm{~V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}$ | $+/-\mathrm{HV}$ supply, slew rate not exceed $2.0 \mathrm{~V} / \mathrm{ms}$ |

## Note:

The power-down sequence should be the reverse of the power-up sequence above

## Board Connector and Test Pin Description

Logic Control Signal Input Connector

| Pin | Name | Description |
| :---: | :---: | :--- |
| J3-1 | VCC | Logic voltage supply for VCC |
| J3-2 | OE | MD1213 OE signal for pulser output enable, when OE=0, TC6320 P and N MOSFET both off. |
| J3-3 | GND | Logic ground |
| J3-4 | INA | --- |
| J3-5 | GND | Logic ground |
| J3-6 | INB | --- |

Power Supply Connector

| Pin | Name | Description |
| :---: | :---: | :--- |
| J1-1 | VCC | +3.3 logic voltage supply for $\mathrm{V}_{\mathrm{CC}}$ |
| J1-2 | VSS | 0 or -5.0 V negative bias supply for $\mathrm{V}_{\mathrm{SS}} 1, \mathrm{~V}_{\mathrm{SS}} 2$ and SUB |
| J1-3 | VL | 0 or -5.0V negative voltage supply for driver output stage |
| J1-4 | GND | Power supply ground |
| J1-5 | VDD | +10 V positive driver voltage supply for $\mathrm{V}_{\mathrm{DD}} 1$ and $\mathrm{V}_{\mathrm{DD}} 2$ |
| J1-6 | VH | +10 or +5.0 V positive voltage supply for driver output stage |
| J2-1 | VP $_{\mathrm{P}}$ | 0 to +100V positive high voltage supply with current limiting maximum to 2.0A |
| J2-2 | GND | High voltage power supply return, OV |
| J2-3 | VVV | 0 to -100V Negative high voltage supply with current limiting maximum to -2.0A |

Supertex Iinc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: 408-222-8888 • www.supertex.com

## Schematic Diagram



PCB Layout


Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

## MD1213DB1 Waveforms

Fig 1: INA, INB, OUTA, OUTB and $H V_{\text {OUT }}$ with $220 \mathrm{pF} / / 1 \mathrm{~K}$ Load, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}=+/-100 \mathrm{~V}, 10 \mathrm{MHz}$


Fig 2: INA, INB, OUTA, OUTB and $H V_{\text {OUT }}$ with $220 \mathrm{pF} / / 1 \mathrm{~K}$ Load, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}=+/-100 \mathrm{~V}, 20 \mathrm{MHz}$


Fig 3 : INA, INB, OUTA, OUTB and $\mathrm{HV}_{\text {OUT }}$ with $220 \mathrm{pF} / / 1 \mathrm{~K}$ Load, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}=+/-100 \mathrm{~V}, 312.5 \mathrm{kHz}$


Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

