



# LPC-P1227 development board USER'S MANUAL

Initial release, March 2012 Designed by OLIMEX Ltd, 2011



All boards produced by Olimex LTD are ROHS compliant

#### Disclaimer:

© 2012 Olimex Ltd. Olimex<sup>®</sup>, logo and combinations thereof, are registered trademarks of Olimex Ltd. Other terms and product names may be trademarks of others.

# The information in this document is provided in connection with Olimex products. No license, express or implied or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Olimex products.

Neither the whole nor any part of the information contained in or the product described in this document may be adapted or reproduced in any material from except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous development and improvements. All particulars of the product and its use contained in this document are given by OLIMEX in good faith. However all warranties implied or expressed including but not limited to implied warranties of merchantability or fitness for purpose are excluded. This document is intended only to assist the reader in the use of the product. OLIMEX Ltd. shall not be liable for any loss or damage arising from the use of any information in this document or any error or omission in such information or any incorrect use of the product.

# Thank you for purchasing LPC-P1227 development board assembled by OLIMEX LTD

# **Table of Contents**

CHAPTER 1
OVERVIEW
1. Introduction to the chapter5
1.1 Features5
1.2 Organization6
CHAPTER 2
SETTING UP THE LPC-P1227 BOARD7
2. Introduction to the chapter7
2.1 Electrostatic warning7
2.2 Requirements7
2.3 Powering the board7
2.4 Prebuilt software8
CHAPTER 3
LPC-P1227 BOARD DESCRIPTION
3. Introduction to the chapter9
3.1 Layout (top view)9
CHAPTER 410
THE LPC1227FBD64 MICROCONTROLLER10
4. Introduction to the chapter10
4.1 The microcontroller10
4.1 The microcontroller

6.9 Additional hardware components	
CHAPTER 7	20
MEMORY AND BLOCK DIAGRAM	
7. Introduction to the chapter	20
7.1 Memory organization	21
CHAPTER 8	22
SCHEMATICS	22
8. Introduction to the chapter	22
8.1 Eagle schematic	22
8.2 Physical dimensions	24
CHAPTER 9	25
REVISION HISTORY	
9. Introduction to the chapter	25
9.1 Document revision	25
9.2 Web page of your device	25

# **OVERVIEW**

### 1. Introduction to the chapter

Thank you for choosing the LPC-P1227 development board from Olimex! This document provides a User's Guide for the Olimex LPC-P1227 development board. As an overview, this chapter gives the scope of this document and lists the board's features. The document's organization is then detailed.

The LPC-P1227 development board enables code development of applications running on the LPC1227 Cortex-M0 microcontroller, manufactured by NXP Semiconductors.

### **1.1 Features**

- MCU: LPC1227 Cortex-M0, up to 45Mhz, 128 kB Flash, 8kB SRAM, 2 UARTs , SPI, I2C, 10 bit ADC
- RS232
- Buzzer
- NOKIA 3310 LCD
- 12 MHz crystal resonator
- Power supply circuit
- Power-on LED
- Debug interface SWD (Serial Wire Debug)
- <u>UEXT connector</u>
- Two user leds
- Three user buttons
- Reset button
- Prototype area
- FR-4, 1.5 mm, soldermask, component print
- Dimensions:80x50mm (3.15 x 1.97")

LPC-P1227 User's Manual

#### **1.2 Organization**

Each section in this document covers a separate topic, organized as follow:

- Chapter 1 is an overview of the board usage and features
- Chapter 2 provides a guide for quickly setting up the board
- Chapter 3 contains the general board diagram and layout
- Chapter 4 describes the component that is the heart of the board: the LPC1227FBD64 microcontroller
- Chapter 5 is an explanation of the control circuitry associated with the microcontroller to reset. Also shows the clocks on the board
- Chapter 6 covers the connector pinout, peripherals and jumper description
- Chapter 7 shows the processor diagram and memory map
- Chapter 8 provides the schematics
- Chapter 9 contains the revision history

# **SETTING UP THE LPC-P1227 BOARD**

#### 2. Introduction to the chapter

This section helps you set up the LPC-P1227 development board for the first time.

Please consider first the electrostatic warning to avoid damaging the board, then discover the hardware and software required to operate the board.

The procedure to power up the board is given, and a description of the default board behavior is detailed.

### 2.1 Electrostatic warning

LPC-P1227 is shipped in a protective anti-static package. The board must not be exposed to high electrostatic potentials. A grounding strap or similar protective device should be worn when handling the board. Avoid touching the component pins or any other metallic element.

#### 2.2 Requirements

In order to set up and program the LPC-P1227, the following items are required:

- A source of power – the board can be powered through the PWR jack or through the SWD-1 (SWD-2) interface

- In order to program the board you will need a programmer that supports SWD (Serial Wire Debug) interface

Also, a host-based software toolchain is required in order to program/debug the LPC-P1227 board. There are also a number of ready IDEs available like IAR Embedded Workbench, Rowley CrossWorks, Code Composer Studio, etc.

The only low cost Olimex option at the time writing this guide is available if you use Rowley's Crossworks IDE. You can get any of our ARM-USB debuggers + ARM-JTAG-SWD adapter. As of moment of writing this guide OpenOCD 0.5.0 doesn't support SWD flashing.

### 2.3 Powering the board

- Provide between 5V and 9V to the board's PWR jack

#### OR

- Connect your SWD debugger

### 2.4 Prebuilt software

On powering the board the PWR LED should turn on. LED1 and LED2 should start blinking alternatively. The LCD display shows 6 lines of text. You can connect the board to a PC via RS232 Null-modem interface. Then start your favourite terminal program at 115200, 8-N-1 and reset the board. A line with the statuses of 4 buttons (USER3, USER2, USER1, WAKE\_UP) and ISP\_E jumper appears. Press the buttons to see their state changing or change the jumper position. Pressing escape will disconnect the RS232.

# LPC-P1227 BOARD DESCRIPTION

### 3. Introduction to the chapter

Here you get acquainted with the main parts of the board. Note the names used on the board differ from the names used to describe them. For the actual names check the LPC-P1227 board itself.

# 3.1 Layout (top view)



# CHAPTER 4 THE LPC1227FBD64 MICROCONTROLLER

#### 4. Introduction to the chapter

In this chapter is located the information about the heart of LPC-P1227 – its microcontroller. The information is a modified version of the datasheet provided by its manufacturers.

#### **4.1** The microcontroller

Main processors features:

- Processor core
  - ✗ ARM Cortex-M0 processor, running at 45 MHz (one wait state from flash) or 30 MHz (zero wait states from flash). The LPC122x have a high score of over 45 in CoreMark CPU performance benchmark testing, equivalent to 1.51/MHz.
  - ✗ ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
  - **x** Serial Wire Debug (SWD).
  - **x** System tick timer.
- Memory
  - **✗** 8 kB SRAM.
  - *x* 128 kB on-chip flash programming memory.
  - *x* In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
  - *x* Includes ROM-based 32-bit integer division routines.
- Clock generation unit
  - *x* Crystal oscillator with an operating range of 1 MHz to 25 MHz.
  - *x* 12 MHz Internal RC (IRC) oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
  - PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
  - ✗ Clock output function with divider that can reflect the system oscillator clock, IRC clock, main clock, and Watchdog clock.
  - **x** Real-Time Clock (RTC).
- Digital peripherals
  - **x** Micro DMA controller with 21 channels.

- **x** CRC engine.
- ✗ Two UARTs with fractional baud rate generation and internal FIFO. One UART with RS-485 and modem support and one standard UART with IrDA.
- *x* SSP/SPI controller with FIFO and multi-protocol capabilities.
- ✗ I2C-bus interface supporting full I2 C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode. I2C-bus pins have programmable glitch filter.
- *x* 55 General Purpose I/O (GPIO) pins with programmable pull-up resistor, open-drain mode, programmable digital input glitch filter, and programmable input inverter.
- *✗* Programmable output drive on all GPIO pins. Four pins support high-current output drivers.
- *x* All GPIO pins can be used as edge and level sensitive interrupt sources.
- Four general purpose counter/timers with four capture inputs and four match outputs (32-bit timers) or two capture inputs and two match outputs (16-bit timers).
- *x* Windowed WatchDog Timer (WWDT); IEC-60335 Class B certified.
- Analog peripherals
  - *x* One 8-channel, 10-bit ADC.
  - **x** Two highly flexible analog comparators. Comparator outputs can be programmed to trigger a timer match signal or can be used to emulate 555 timer behavior.
- Power
  - *x* Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
  - *x* Processor wake-up from Deep-sleep mode via start logic using 12 port pins.
  - *x* Processor wake-up from Deep-power down and Deep-sleep modes via the RTC.
  - *x* Brownout detect with three separate thresholds each for interrupt and forced reset.
  - **x** Power-On Reset (POR).
  - *x* Integrated PMU (Power Management Unit).
- Unique device serial number for identification.
- 3.3 V power supply

For comprehensive information on the microcontroller visit the NXP web page for a datasheet.

At the moment of writing the microcontroller datasheet can be found at the following link: <u>http://ics.nxp.com/products/lpc1000/datasheet/lpc122x.pdf</u>

# CHAPTER 5 CONTROL CIRCUITY

#### 5. Introduction to the chapter

Here you can find information about reset circuit, power circuit and quartz crystal locations.

#### 5.1 Reset

LPC-P1227 reset circuit includes R23 (10 K $\Omega$ ), R24(330  $\Omega$ ), LPC1227FB064 pin PIN40 (PIO0\_13/RESET) and a RESET button.

#### 5.2 Clocks

12 MHz quarz crystal Q1 is found at pins 1 and 2 of the processor.

Real time clock (RTC) Q2 is connected to pins 57 and 58 of the processor.

OLIMEX© 2012

# HARDWARE

#### 6. Introduction to the chapter

In this chapter are presented the connectors that can be found on the board all together with their pinout. Proto area is shown. Jumpers functions are described. Notes and info on specific peripherals are presented. Notes regarding the interfaces are given.

#### 6.1 PWR Connector

Pin #	Signal Name
1	PWR
2	GND



#### 6.2 SWD1 connector

The 20 pin SWD (Serial Wire Debug) connector provides the interface for SWD programming/debugging. The pinout can be found in the table below.

SWD1 Connector				
Pin #	Pin # Signal Name Pin # Signa		Signal Name	
1	VCC	11	GND	
2	VCC	12	GND	
3	Not connected	13	SWO	
4	GND	14	GND	
5	Not connected	15	RST	



6	GND	16	GND
7	SWDIO	17	GND
8	GND	18	GND
9	SWCLK	19	+5V
10	GND	20	GND

#### 6.3 SWD2 Header

Note! It doesn't have connector mounted, if you wish to use 20 pin SWD debugger you have to mount connector yourself. Signal between the two SWD interfaces is controlled by CLK\_ALT/CLK\_DEF and DIO\_ALT/DIO\_DEF. If you set them in \_ALT positions the SWD2 would be enabled.

SWD2 Header				
Pin # Signal Name Pin # Signal Name				
1	+3.3V	6	SWO	
2	SWDIO	7	Not connected	
3	GND	8	Not connected	
4	SWCLK	9	GND	
5	GND	10	RST	

### **6.4 UEXT**

LPC-P1227 board has UEXT connector and can interface Olimex's UEXT modules. For more information on UEXT please visit:

#### http://www.olimex.com/dev/OTHER/UEXT.pdf

Pin #	Signal Name
1	+3.3V
2	GND
3	TXD1
4	RXD1
5	SCL
6	SDA
7	MISO
8	MOSI
9	SCK
10	SSEL



۲

٩

#### 6.5 Pads on the proto area

For your convenience the pads are named individually near each of them. Please take extra care about the numbering but consider that there might be offset.

Pad Name Signal Pad Name Signal 3.3V 3.3V row of pads 3.3V 3.3V row of pads P2.0 PI02\_0 P0.31 PI00\_31 P2.1 PI02\_1 P0.30 PI00\_30 P2.2 PI02 2 P0.29 PI00\_29 P2.3 PI02 3 P0.28 PI00\_28 P2.4 PI02 4 P0.27 PIO0 27 P2.5 PI02\_5 P0.26 SWCLK\_DEF, PIO0\_26 P2.6 PI02\_6 P0.25 SWDIO\_DEF, PIO0\_25 P0.24 P2.7 PI02\_7 PI00\_24 P2.8 PI02 8 P0.23 PIOØ 23 P2.9 PI02 9 P0.22 PIOØ 22 P2.10 P0.21 USER3, PIO2 10 PIO0 21 P2.11 PI00\_20 **USER2,** PIO2\_11 P0.20 P2.12 **USER1,** PIO2\_12 P0.19 PIO0 19 P2.13 **#RES**, PIO2\_13 P0.18 SWCLK\_ALT, PIO0\_18 P2.14 P0.17 **#SS**, PIO2\_14 MOSI, PI00\_17 P2.15 D/#C, PIO2\_15 P0.16 MISO, PIO0\_16 P1.0 PI01\_0 P0.15 **SSSL**, PI00\_15 P1.1 PI01\_1 P0.14 **SCK**, PIO0\_14 SWDIO\_OUT, PIO1\_2 P1.2 P0.13 **RST**, PIO0\_13

For full list of pin functions check on the processor data sheet.

Page 16 of 25

P1.3	WAKE_UP, PIO1_3	P0.12	<b>ISP_E,</b> PI00_12
P1.4	PI01_4	P0.11	SDA, PIO0_11
P1.5	PI01_5	P0.10	SCL, PIO0_10
P1.6	BUZZER, PIO1_6	P0.09	T <b>XD1,</b> PIO0_9
P0.0	#RTS0, PIO0_0	P0.08	RXD1, PIO0_8
P0.1	<b>RXD0,</b> PIO0_1	P0.07	#CTS0, PIO0_7
P0.2	TXD0, PIO0_2	P0.06	#RI0, PIO0_6
P0.3	<b>DTR0,</b> PIO0_3	P0.05	#DCD0, PI00_5
P0.4	#DSR0, PI00_4	-	-
VREF CMP		-	-
GND	GND row of pads	GND	GND row of pads

#### 6.6 RS232 Null-modem connector

Pin #	Signal
1	DTE_CD
2	DTE_RD
3	DTE_TD
4	DTE_DTR
5	GND
6	DTE_DSR
7	DTE_RTS
8	DTE_CTS
9	DTE_RI



#### 6.7 Jumper description

Note that the jumper configuration is also printed on the back of the board.

#### ISP\_E



This jumper controlls the possibility of the ISP mode via UART0 (RS232) supported by the processor. It should be moved together with RST\_E.

#### Default state is open.

#### RST\_E



When closed together with ISP\_E enables ISP programming via UART0

#### Default state is open.

#### CLK\_ALT/CLK\_DEF and DIO\_ALT/DIO\_DEF





These jumpers should be moved together and control whether SWD-1 or SWD-2 interface is used for programming. When in position ALT – SWD-2 will be used.

#### Default positions are CLK\_DEF and DIO\_DEF.

#### MCU\_E



If open disables the supply on the processor.

#### Default state is closed.



3.3V\_E

If open disables the board's 3.3V power supply.

Default state is closed.

### 6.8 LCD Display

Nokia 3310 LCD display 84x48 pixels (38x35 mm).

### 6.9 Additional hardware components

The components below are mounted on LPC-P1227 but are not discussed above. They are listed here for completeness:

#### Buzzer

**5** buttons + RST button

2LEDs + power-on LED

# MEMORY AND BLOCK DIAGRAM

#### 7. Introduction to the chapter

Below is located the block diagram of the processor and on the next page you can find a memory map for this family of processors. It is strongly recommended to refer to the original datasheet released by NXP for ones of higher quality.



Page 20 of 25

# 7.1 Memory organization

	LPC122x		7	CRC	0x5007 0000
4 GB	reconved	0xFFFF FFFF		3-6 reserved	
Ĺ	Teserved	0xE010 0000	₋╎┣┓		0x5003 0000
	private peripheral bus	0×E000 0000	2	GPIO PIO2	0x5002 0000
	and and a second s			GPIO PIO1	0x5001 0000
Ĩ	reserved	0x5008 0000	lo	GPIO PIO0	0x5000 0000
	AHB peripherals	0x5000 0000		APB peripherals	_ 0x4008 0000
	reserved			22 - 31 reserved	
		0x4008 0000		comporator 0/1	0x4005 8000
1 GB	APB peripherals	0x4000 0000	21		0x4005 4000
			20		0x4005 0000
Î	reserved	Ĵ l	19	micro DMA registers	0x4004 C000
		0x1FFF 2000	18		0x4004 8000
	8 kB boot ROM	0x1FFF 0000	16	SSP	0x4004 4000
	reserved	0.4555 2000	15	reserved	0x4004 0000
	8 kB custom ROM		_ ] 14	PMU	0x4003 C000
	reserved	0x1FFC 4000			
	16 kB NXP library ROM	0x1EEC 0000		9 - 13 reserved	
	reserved			450	0x4002 4000
Ĺ Ĺ		0x1000 2000	8	ADC	0x4002 0000
	8 kB SRAM (LPC1225/6/7)	0x1000 1000		32-bit counter/timer 0	0x4001 C000
	4 kB SRAM (LPC1224)	0x1000 0000	5	16-bit counter/timer 1	0x4001 8000
	reserved	0,0002,0000	4	16-bit counter/timer 0	0x4001 4000
	128 kB on-chip flash (LPC1227/301)	0x0002 0000	3	UART1	0x4000 C000
	96 kB on-chip flash (LPC1226/301)		2	UART0	0x4000 8000
	80 kB on-chip flash (LPC1225/321)		1	WDT	0x4000 4000
	64 kB on-chip flash (LPC1225/301)		l	l <sup>2</sup> C-bus	0x4000 0000
	48 kB on-chip flash (LPC1224/121)			0x0000 00C0	
	32 kB on-chip flash (LPC1224/101) 🖌	0x0000 0000 acti	ve interru	pt vectors 0x0000 0000	002aaf270

# CHAPTER 8 SCHEMATICS

# 8. Introduction to the chapter

In this chapter are located the schematics describing logically and physically LPC-P1227.

### 8.1 Eagle schematic

LPC-P1227 schematic is visible for reference here. You can also find them on the web page for LPC-P1227 at our site: <u>http://www.olimex.com/dev/LPC-P1227.html</u>. They are located in HARDWARE section.

The EAGLE schematic is situated on the next page for quicker reference.



Page 23 of 25

### 8.2 Physical dimensions

Note that all dimensions are in inches.



# CHAPTER 9 REVISION HISTORY

# 9. Introduction to the chapter

In this chapter you will find the current and the previous version of the document you are reading. Also the web-page for your device is listed. Be sure to check it after a purchase for the latest available updates and examples.

### 9.1 Document revision

Revision	Changes	Modified Pages
А	Initial Creation	All

#### 9.2 Web page of your device

The web page you can visit for more info on your device is <u>http://www.olimex.com/dev/LPC-P1227.html</u>. There you can find more info and some examples.

#### **ORDER CODES:**

LPC-P1227 - completely assembled and tested

How to order? You can order to us directly or by any of our distributors. Check our webpage <u>http://www.olimex.com/</u> for more info.