BUK9Y30-75B

N-channel TrenchMOS logic level FET

Rev. 04 — 10 April 2008

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Suitable for logic level gate drive sources
- Q101 compliant
- Suitable for thermally demanding environments due to 175 °C rating

1.3 Applications

- 12 V, 24 V and 42 V loads
- General purpose power switching
- Automotive systems
- Motors, lamps and solenoids

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25~^{\circ}C;~T_j \le 175~^{\circ}C$	-	-	75	V
I _D	drain current	$V_{GS} = 5 \text{ V}; T_{mb} = 25 \text{ °C};$ see Figure 1 and 4	-	-	34	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	85	W
Avalanch	ne ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\begin{split} I_D &= 34 \text{ A; } V_{sup} \leq 75 \text{ V;} \\ R_{GS} &= 50 \Omega; V_{GS} = 5 \text{ V;} \\ T_{j(init)} &= 25 ^{\circ}\text{C; } \text{unclamped} \end{split}$	-	-	78	mJ
Dynamic	characteristics					
Q_{GD}	gate-drain charge	$V_{GS} = 5 \text{ V; } I_D = 25 \text{ A;}$ $V_{DS} = 60 \text{ V; } T_j = 25 \text{ °C;}$ see Figure 14	-	9	-	nC
Static ch	aracteristics					
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 15 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{13} \text{ and } \frac{13}{13}$	-	25	30	mΩ



2. Pinning information

Table 2. Pinning

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source	mb	D
2	S	source		
3	S	source		_G (其本)
4	G	gate	٣١	
mb	D	mounting base; connected to drain	1 2 3 4 SOT669 (LFPAK)	mbb076 S

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK9Y30-75B	LFPAK	plastic single-ended surface-mounted package (LFPAK); 4 leads	SOT669

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25$ °C; $T_j \le 175$ °C	-	75	V
V_{DGR}	drain-gate voltage	R_{GS} = 20 k Ω ; T_{mb} \geq 25 °C; T_{mb} \leq 175 °C	-	75	V
V_{GS}	gate-source voltage		-15	15	V
I_D	drain current	T_{mb} = 25 °C; V_{GS} = 5 V; see <u>Figure 1</u> and <u>4</u>	-	34	Α
		$T_{mb} = 100 ^{\circ}\text{C}; V_{GS} = 5 \text{V}; \text{see} \frac{\text{Figure 1}}{}$	-	24	Α
I_{DM}	peak drain current	T_{mb} = 25 °C; $t_p \le 10 \mu s$; pulsed; see Figure 4	-	137	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	85	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-	drain diode				
Is	source current	$T_{mb} = 25 ^{\circ}C$	-	34	Α
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; T_{mb} = 25 °C	-	137	Α
Avalanc	he ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$I_D = 34 \text{ A; V}_{sup} \leq 75 \text{ V; R}_{GS} = 50 \ \Omega; V_{GS} = 5 \text{ V;} \\ T_{j(init)} = 25 \ ^{\circ}\text{C; unclamped}$	-	78	mJ
E _{DS(AL)R}	repetitive drain-source avalanche energy	see <u>Figure 3</u>	[1][2] ₋ [3]	-	J

- [1] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
- [2] Repetitive avalanche rating limited by average junction temperature of 170 $^{\circ}$ C.
- [3] Refer to application note AN10273 for further information.

N-channel TrenchMOS logic level FET






Fig 1. Normalized continuous drain current as a function of mounting base temperature




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$

Fig 2. Normalized total power dissipation as a function of mounting base temperature



- (1) Single-pulse; $T_i = 25 \, ^{\circ}C$.
- (2) Single-pulse; $T_i = 150 \, ^{\circ}C$.
- (3) Repetitive.

Fig 3. Single-shot and repetitive avalanche rating; avalanche current as a function of avalanche period



5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 5	-	-	1.8	K/W




Fig 5. Transient thermal impedance from junction to mounting base as a function of pulse duration

Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V};$ $T_j = 25 ^{\circ}\text{C}$	75	-	-	V
2.5aka5 tokage		$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V};$ $T_j = -55 \text{ °C}$	70	-	-	V
	gate-source threshold voltage	I_D = 1 mA; V_{DS} = V_{GS} ; T_j = 175 °C; see <u>Figure 11</u>	0.5	-	-	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see Figure 11	1.1	1.5	2	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = -55$ °C; see <u>Figure 11</u>	-	-	2.3	V
I _{DSS}	drain leakage current	$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V};$ $T_j = 175 \text{ °C}$	-	-	500	μΑ
		V_{DS} = 75 V; V_{GS} = 0 V; T_j = 25 °C	-	0.02	1	μΑ
I _{GSS}	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = +15 \text{ V};$ $T_j = 25 ^{\circ}\text{C}$	-	2	100	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = -15 \text{ V};$ $T_j = 25 \text{ °C}$	-	2	100	nA
R _{DSon}	drain-source on-state	$V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A}; T_j = 25 ^{\circ}\text{C}$	-	-	34	mΩ
	resistance	$V_{GS} = 5 \text{ V}; I_D = 15 \text{ A}; T_j = 175 ^{\circ}\text{C};$ see Figure 12 and 13	-	-	72	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 ^{\circ}\text{C}$	-	27	32	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 15 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 12</u> and <u>13</u>	-	25	30	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 25 ^{\circ}\text{C}$	-	23	28	mΩ
Source-dr	rain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 16</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s};$	-	101	-	ns
Q _r	recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 30 \text{ V};$ $T_j = 25 \text{ °C}$	-	115	-	nC
Dynamic (characteristics					
$Q_{G(tot)}$	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 60 \text{ V}; V_{GS} = 5 \text{ V};$	-	19	-	nC
Q_{GS}	gate-source charge	$T_j = 25 ^{\circ}\text{C}$; see Figure 14	-	5	-	nC
Q_{GD}	gate-drain charge		-	9	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V};$	-	1550	2070	pF
C _{oss}	output capacitance	f = 1 MHz; T _j = 25 °C; - see Figure 15	-	150	179	pF
C _{rss}	reverse transfer capacitance	—	-	60	80	pF

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{d(on)}$	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \Omega;$	-	16	-	ns
t _r	rise time	V_{GS} = 5 V; $R_{G(ext)}$ = 10 Ω; T_i = 25 °C	-	106	-	ns
$t_{d(off)}$	turn-off delay time		-	51	-	ns
t _f	fall time		-	83	-	ns





Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values



 $T_i = 25 \, ^{\circ}C; V_{DS} = V_{GS}$

Fig 7. Sub-threshold drain current as a function of gate-source voltage




Fig 8. Transfer characteristics: drain current as a function of gate-source voltage; typical values




Fig 9. Output characteristics: drain current as a function of drain-source voltage; typical values





Fig 10. Forward transconductance as a function of drain current; typical values



 $I_D = 1 \, mA; V_{DS} = V_{GS}$

Fig 11. Gate-source threshold voltage as a function of junction temperature

03nq03

N-channel TrenchMOS logic level FET




Fig 12. Drain-source on-state resistance as a function of drain current; typical values




Fig 13. Normalized drain-source on-state resistance factor as a function of junction temperature






Fig 14. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0 V$; f = 1 MHz

Fig 15. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

8 of 13




 $V_{GS} = 0 V$

Fig 16. Source current as a function of source-drain voltage; typical values

Package outline

Plastic single-ended surface-mounted package (LFPAK); 4 leads

SOT669



OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT669		MO-235			04-10-13 06-03-16

Fig 17. Package outline SOT669 (LFPAK)

BUK9Y30-75B_4 © NXP B.V. 2008. All rights reserved.

N-channel TrenchMOS logic level FET

Revision history

Table 7. **Revision history**

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9Y30-75B_4	20080410	Product data sheet	-	BUK9Y30-75B_3
Modifications:	• <u>Figure 13</u> : ι	ıpdated		
BUK9Y30-75B_3	20080222	Product data sheet	-	BUK9Y30-75B_2
BUK9Y30-75B_2	20060411	Product data sheet	-	BUK9Y30_75B-01
BUK9Y30_75B-01 (9397 750 13729)	20040714	Product data sheet	-	-

Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

9.2 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 **Disclaimers**

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed. authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

12 of 13

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data 1
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Characteristics
7	Package outline
8	Revision history11
9	Legal information
9.1	Data sheet status
9.2	Definitions
9.3	Disclaimers
9.4	Trademarks12
10	Contact information
11	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 April 2008 Document identifier: BUK9Y30-75B_4

