## FEATURES

## $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ resistance options

Resistor tolerance: 8\% maximum
Wiper current: $\pm 6 \mathrm{~mA}$
Low temperature coefficient: 35 ppm/ ${ }^{\circ} \mathrm{C}$
Wide bandwidth: 3 MHz
Fast start-up time $<75 \mu \mathrm{~s}$
Linear gain setting mode
Single- and dual-supply operation
Independent logic supply: 1.8 V to 5.5 V
Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ package option
4 kV ESD protection

## APPLICATIONS

Portable electronics level adjustment
LCD panel brightness and contrast controls
Programmable filters, delays, and time constants
Programmable power supplies

## GENERAL DESCRIPTION

The AD5122A/AD5142A potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of $\pm 8 \%$ and up to $\pm 6 \mathrm{~mA}$ current density in the $\mathrm{Ax}, \mathrm{Bx}$, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through $R_{A W}$ and $R_{\text {wB }}$ the string resistors, allowing very accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making it suitable for filter design.
The low wiper resistance of only $40 \Omega$ at the ends of the resistor array allows for pin-to-pin connection.

The wiper values can be set through an $\mathrm{I}^{2} \mathrm{C}$-compatible digital interface that is also used to read back the wiper register and EEPROM contents.

The AD5122A/AD5142A are available in a compact, 16-lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP and a 16 -lead TSSOP. The parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


Figure 1.

Table 1. Family Models

| Model | Channel | Position | Interface | Package |
| :--- | :--- | :--- | :--- | :--- |
| AD5123 $^{1}$ | Quad | 128 | $I^{2} \mathrm{C}$ | LFCSP |
| AD5124 | Quad | 128 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |
| AD5124 $^{2}$ | Quad | 128 | SPI | TSSOP |
| AD5143 $^{1}$ | Quad | 256 | $I^{2} \mathrm{C}$ | LFCSP |
| AD5144 | Quad | 256 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |
| AD5144 | Quad | 256 | SPI | TSSOP |
| AD5144A | Quad | 256 | $I^{2} \mathrm{C}$ | TSSOP |
| AD5122 | Dual | 128 | SPI | LFCSP/TSSOP |
| AD5122A | Dual | 128 | $I^{2} \mathrm{C}$ | LFCSP/TSSOP |
| AD5142 | Dual | 256 | SPI | LFCSP/TSSOP |
| AD5142A | Dual | 256 | $I^{2} \mathrm{C}$ | LFCSP/TSSOP |
| AD5121 | Single | 128 | SPI $/{ }^{2} \mathrm{C}$ | LFCSP |
| AD5141 | Single | 256 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |

[^0]
## AD5122A/AD5142A

## TABLE OF CONTENTS

ApplicationsGeneral Description 1
Revision History ..... ,Electrical Characteristics-AD5122A3
Electrical Characteristics AD5142A9
Shift Register and Timing Diagrams ..... 10Thermal Resistance11Pin Configurations and Function Descriptions12Test Circuit19
Theory of Operation ..... 20
10/12-Revision 0: Initial Version
RDAC Register and EEPROM ..... 20
Input Shift Register ..... 20
$\mathrm{I}^{2} \mathrm{C}$ Serial Data Interface ..... 20
$I^{2} \mathrm{C}$ Address ..... 20
Advanced Control Modes ..... 22
EEPROM or RDAC Register Protection ..... 23
INDEP Pin ..... 23
RDAC Architecture ..... 26
Programming the Variable Resistor ..... 26
Programming the Potentiometer Divider ..... 27
Terminal Voltage Operating Range ..... 27
Power-Up Sequence ..... 27
Layout and Power Supply Biasing ..... 27
Outline Dimensions ..... 28
Ordering Guide ..... 29

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—AD5122A

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.25 \mathrm{~V}$ to $2.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-2.25 \mathrm{~V}$ to $-2.75 \mathrm{~V} ; \mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs) |  |  |  |  |  |  |
| Resolution | N |  | 7 |  |  | Bits |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | -1 | $\pm 0.1$ | +1 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -2.5 | $\pm 1$ | +2.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
|  |  | $V_{D D}<2.7 \mathrm{~V}$ | -1 | $\pm 0.25$ | +1 | LSB |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL |  | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Nominal Resistor Tolerance | $\Delta \mathrm{R}_{\text {AB }} / \mathrm{R}_{\text {AB }}$ |  | -8 | $\pm 1$ | +8 |  |
| Resistance Temperature Coefficient ${ }^{3}$ | $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T \times 10^{6}$ | Code $=$ full scale |  | 35 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Wiper Resistance ${ }^{3}$ | Rw | Code $=$ zero scale |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 55 | 125 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 130 | 400 | $\Omega$ |
| Bottom Scale or Top Scale | $\mathrm{R}_{\text {BS }}$ or $\mathrm{R}_{\text {TS }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 40 | 80 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 60 | 230 | $\Omega$ |
| Nominal Resistance Match | $\mathrm{R}_{\text {AB1 }} / \mathrm{R}_{\text {AB2 }}$ | Code $=0 \times F F$ | -1 | $\pm 0.2$ | +1 | \% |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs) Integral Nonlinearity ${ }^{4}$ | INL |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  |  | +0.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | -0.25 | $\pm 0.1$ | +0.25 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -0.25 | $\pm 0.1$ | +0.25 | LSB |
| Full-Scale Error | $V_{\text {wFSE }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -1.5 | -0.1 |  | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Zero-Scale Error | V wZSE |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 1 | 1.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.25 | 0.5 | LSB |
| Voltage Divider Temperature Coefficient ${ }^{3}$ | $\left(\Delta V_{W} / V_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ half scale |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |



AD5122A/AD5142A

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 3 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.43 |  | MHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \mathrm{~V}_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | -90 |  | dB |
| Resistor Noise Density | $\mathrm{e}_{\text {__wb }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{A B}=100 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vw Settling Time | $\mathrm{ts}_{5}$ | $V_{A}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$, from zero scale to full scale, $\pm 0.5$ LSB error band |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 12 |  |  |
| Crosstalk ( $\mathrm{C}_{\mathrm{w}_{1} / \mathrm{C}_{\text {w }} \text { ) }}$ | $C_{T}$ | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 10 |  | nV -sec |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 25 |  | nV -sec |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ |  |  | -90 |  | dB |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 |  | Mcycles |
|  |  |  | 100 |  |  | kcycles |
| Data Retention ${ }^{11}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor integral nonlinearity ( $\mathrm{R}-\mathrm{INL}$ ) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $\left(0.7 \times V_{D D}\right) / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.
${ }^{6}$ Different from operating current; supply current for EEPROM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for EEPROM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DIIS }}$ is calculated from ( $\mathrm{I}_{\text {DD }} \times \mathrm{V}_{\text {DD }}$ ) + ( LLGGIC $\left.\times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{S S}= \pm 2.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=2.5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A 117 . Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

## AD5122A/AD5142A

## ELECTRICAL CHARACTERISTICS—AD5142A

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.25 \mathrm{~V}$ to 2.75 V , $\mathrm{V}_{\mathrm{SS}}=-2.25 \mathrm{~V}$ to $-2.75 \mathrm{~V} ; \mathrm{V}_{\text {Logic }}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs) |  |  |  |  |  |  |
| Resolution | N |  | 8 |  |  | Bits |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | -2 | $\pm 0.2$ | +2 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -5 | $\pm 1.5$ | +5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -1 | $\pm 0.1$ | +1 | LSB |
|  |  | $V_{D D}<2.7 \mathrm{~V}$ | -2 | $\pm 0.5$ | +2 | LSB |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL |  | -0.5 | $\pm 0.2$ | +0.5 | LSB |
| Nominal Resistor Tolerance | $\Delta \mathrm{R}_{\text {AB }} / \mathrm{R}_{\text {AB }}$ |  | -8 | $\pm 1$ | +8 | \% |
| Wiper Resistance ${ }^{3}$ | $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T \times 10^{6}$ | Code $=$ full scale |  | 35 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  | Rw | Code $=$ zero scale |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 55 | 125 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 130 | 400 | $\Omega$ |
| Bottom Scale or Top Scale | $\mathrm{R}_{\text {BS }}$ or $\mathrm{R}_{\text {TS }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 40 | 80 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 60 | 230 | $\Omega$ |
| Nominal Resistance Match | $\mathrm{R}_{\text {AB1 }} / \mathrm{R}_{\text {AB2 }}$ | Code $=0 \times F F$ | -1 | $\pm 0.2$ | +1 | \% |
| DC CHARACTERISTICS—POTENTIOMETERDIVIDER MODE (ALL RDACs) |  |  |  |  |  |  |
| Integral Nonlinearity ${ }^{4}$ | INL |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -1 | $\pm 0.2$ | +1 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -0.5 | $\pm 0.2$ | +0.5 | LSB |
| Full-Scale Error | $\mathrm{V}_{\text {WFSE }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -2.5 | -0.1 |  | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | $\pm 0.2$ | +1 | LSB |
| Zero-Scale Error | V WZSE |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 1.2 | 3 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.5 | 1 |  |
| Voltage Divider Temperature Coefficient ${ }^{3}$ | $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{W}}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ half scale |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |



| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 3 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.43 |  | MHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & V_{\mathrm{DD}} / V_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | -90 |  | dB |
| Resistor Noise Density | $\mathrm{e}_{\text {__wb }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vw Settling Time | ts | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$, from zero scale to full scale, $\pm 0.5$ LSB error band |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 12 |  |  |
| Crosstalk ( $\mathrm{C}_{\mathrm{w} 1} / \mathrm{C}_{\mathrm{w}_{2}}$ ) | $\mathrm{C}_{\text {T }}$ | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 10 |  | $n \mathrm{~V}$-sec |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 25 |  | n - -sec |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ |  |  | -90 |  | dB |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 100 | 1 |  | Mcycles kcycles |
| Data Retention ${ }^{11}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor integral nonlinearity ( $R-I N L$ ) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. $R$-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $\left(0.7 \times V_{D D}\right) / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4}$ INL and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.
${ }^{6}$ Different from operating current; supply current for EEPROM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for EEPROM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from $\left(\mathrm{I}_{D D} \times \mathrm{V}_{\text {DD }}\right)+\left(\mathrm{l}_{\text {LOGIC }} \times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=2.5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 4.

| Parameter ${ }^{1}$ | Test Conditions/Comments | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{fscL}^{2}$ | Standard mode |  |  | 100 | kHz | Serial clock frequency |
|  | Fast mode |  |  | 400 | kHz |  |
| $\mathrm{t}_{1}$ | Standard mode | 4.0 |  |  | $\mu \mathrm{s}$ | SCL high time, $\mathrm{t}_{\text {HIGH }}$ |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{2}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | SCL low time, tıow |
|  | Fast mode | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| $t_{3}$ | Standard mode | 250 |  |  | ns | Data setup time, $\mathrm{tsu}^{\text {d DAT }}$ |
|  | Fast mode | 100 |  |  | ns |  |
| $\mathrm{t}_{4}$ | Standard mode | 0 |  | 3.45 | $\mu \mathrm{s}$ | Data hold time, thd; dat |
|  | Fast mode | 0 |  | 0.9 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{5}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | Setup time for a repeated start condition, $\mathrm{tsu}_{\text {; STA }}$ |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{6}$ | Standard mode | 4 |  |  | $\mu \mathrm{s}$ | Hold time (repeated) for a start condition, $\mathrm{thD}^{\text {s STA }}$ |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{7}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | Bus free time between a stop and a start condition, $\mathrm{t}_{\text {BuF }}$ |
|  | Fast mode | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{8}$ | Standard mode | 4 |  |  | $\mu \mathrm{s}$ | Setup time for a stop condition, tsu ; sto |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| t9 | Standard mode |  |  | 1000 | ns | Rise time of SDA signal, troA |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{10}$ | Standard mode |  |  | 300 | ns | Fall time of SDA signal, $\mathrm{t}_{\text {FDA }}$ |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{11}$ | Standard mode |  |  | 1000 | ns | Rise time of SCL signal, trcL |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $t_{11}{ }^{\text {A }}$ | Standard mode |  |  | 1000 | ns | Rise time of SCL signal after a repeated start condition and after an acknowledge bit, trcLı (not shown in Figure 3) |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $t_{12}$ | Standard mode |  |  | 300 | ns | Fall time of SCL signal, $\mathrm{t}_{\text {FCL }}$ |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{tsp}^{3}$ | Fast mode | 0 |  | 50 | ns | Pulse width of suppressed spike (not shown in Figure 3) |
| $t_{\text {RESET }}$ | 0.1 |  |  | 10 | $\mu \mathrm{s}$ | $\overline{\text { RESET }}$ low time (not shown in Figure 3) |
| teeprom_program ${ }^{4}$ |  |  | 15 | 50 | ms | Memory program time (not shown in Figure 3) |
| teeprom_readback |  |  | 7 | 30 | $\mu \mathrm{s}$ | Memory readback time (not shown in Figure 3) |
| $t_{\text {Power_Up }}{ }^{5}$ |  |  |  | 75 | $\mu \mathrm{s}$ | Power-on EEPROM restore time (not shown in Figure 3) |
| $t_{\text {RESET }}$ |  |  | 30 |  | $\mu \mathrm{s}$ | Reset EEPROM restore time (not shown in Figure 3) |

[^1]
## SHIFT REGISTER AND TIMING DIAGRAMS



Figure 2. Input Shift Register Contents


Figure 3. $I^{2}$ C Serial Interface Timing Diagram (Typical Write Sequence)

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| $\mathrm{V}_{\text {ss }}$ to GND | +0.3 V to -7.0 V |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{\text {SS }}$ | 7 V |
| V Logic to GND | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } \\ & +7.0 \mathrm{~V} \text { (whichever is less) } \end{aligned}$ |
| $V_{A}, V_{W}, V_{B}$ to GND | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V} \\ & +7.0 \mathrm{~V} \text { (whichever is less) } \end{aligned}$ |
| $I_{\text {A }}, I_{\text {m, }} I_{\text {b }}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency $>10 \mathrm{kHz}$ |  |
| $\mathrm{R}_{\text {AW }}=10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \mathrm{d}^{2}$ |
| $\mathrm{R}_{\text {Aw }}=100 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ |  |
| $\mathrm{R}_{\text {Aw }}=10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| $\mathrm{R}_{\mathrm{AW}}=100 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Digital Inputs | -0.3 V to V Logic +0.3 V or +7 V (whichever is less) |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}{ }^{3}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature, T, Maximum | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation | ( $\mathrm{J}_{\text {J max }}-\mathrm{T}_{\mathrm{A}}$ )/ $/ \mathrm{J}_{\text {A }}$ |
| ESD ${ }^{4}$ | 4 kV |
| FICDM | 1.5 kV |

${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $\mathrm{A}, \mathrm{B}$, and W terminals at a given resistance.
${ }^{2} \mathrm{~d}=$ pulse duty factor.
${ }^{3}$ Includes programming of EEPROM memory.
${ }^{4}$ Human body model (HBM) classification.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime} \mathbf{c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 16-Lead LFCSP | $89.5^{1}$ | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead TSSOP | $150.4^{1}$ | 27.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2S2P test board, still air ( $0 \mathrm{~m} / \mathrm{sec}$ airflow).

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Table 7. 16-Lead LFCSP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground Pin, Logic Ground Reference. |
| 2 | A1 | Terminal A of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 3 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | B1 | Terminal B of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | Vss | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 6 | A2 | Terminal A of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 7 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 8 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 9 | VDD | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 10 | V ${ }_{\text {LoGic }}$ | Logic Power Supply; 1.8 V to $\mathrm{V}_{\text {DD }}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 11 | SCL | Serial Clock Line. |
| 12 | SDA | Serial Data Input/Output. |
| 13 | ADDR1 | Programmable Address (ADDR1) for Multiple Package Decoding. |
| 14 | ADDRO | Programmable Address (ADDRO) for Multiple Package Decoding. |
| 15 | INDEP | Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location. If INDEP is enabled, it cannot be disabled by the software. |
| 16 | $\overline{\text { RESET }}$ | Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text { RESET }}$ is activated at logic low. If this pin is not used, tie $\overline{\text { RESET }}$ to $\mathrm{V}_{\text {Logic. }}$ |
|  | EPAD | Internally Connect the Exposed Pad to Vss. |



Figure 5. 16-Lead TSSOP Pin Configuration

Table 8. 16-Lead TSSOP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | INDEP | Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location. If INDEP is enabled, it cannot be disabled by the software. |
| 2 | $\overline{\mathrm{RESET}}$ | Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text { RESET }}$ is activated at logic low. If this pin is not used, tie $\overline{\text { RESET }}$ to $V_{\text {Logic. }}$ |
| 3 | GND | Ground Pin, Logic Ground Reference. |
| 4 | A1 | Terminal A of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\text {D }}$. |
| 5 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 6 | B1 | Terminal B of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 7 | $\mathrm{V}_{\text {SS }}$ | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 8 | A2 | Terminal A of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 9 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 10 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\text {DD }}$. |
| 11 | VDD | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 12 | V ${ }^{\text {Logic }}$ | Logic Power Supply; 1.8 V to $\mathrm{V}_{\text {DD }}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 13 | SCL | Serial Clock Line. |
| 14 | SDA | Serial Data Input/Output. |
| 15 | ADDR1 | Programmable Address (ADDR1) for Multiple Package Decoding. |
| 16 | ADDR0 | Programmable Address (ADDRO) for Multiple Package Decoding. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. R-INL vs. Code (AD5142A)


Figure 7. R-INL vs. Code (AD5122A)


Figure 8. INL vs. Code (AD5142A)


Figure 9. R-DNL vs. Code (AD5142A)


Figure 10. R-DNL vs. Code (AD5122A)


Figure 11. DNL vs. Code (AD5142A)


Figure 12. INL vs. Code (AD5122A)


Figure 13. Potentiometer Mode Temperature Coefficient $\left(\left(\Delta V_{w} / V_{w}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 14. Supply Current vs. Temperature


Figure 15. DNL vs. Code (AD5122A)


Figure 16. Rheostat Mode Temperature Coefficient $\left(\left(\Delta R_{w B} / R_{w B}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 17. ILOGIC Current vs. Digital Input Voltage


Figure $18.10 \mathrm{k} \Omega$ Gain vs. Frequency and Code


Figure 19. Total Harmonic Distortion Plus Noise $(T H D+N)$ vs. Frequency


Figure 20. Normalized Phase Flatness vs. Frequency, $R_{A B}=10 \mathrm{k} \Omega$


Figure 21. $100 \mathrm{k} \Omega$ Gain vs. Frequency and Code


Figure 22. Total Harmonic Distortion Plus Noise $(T H D+N)$ vs. Amplitude


Figure 23. Normalized Phase Flatness vs. Frequency, $R_{A B}=100 \mathrm{k} \Omega$


Figure 24. Incremental Wiper On Resistance vs. $V_{D D}$


Figure 25. Maximum Bandwidth vs. Code and Net Capacitance


Figure 26. Maximum Transition Glitch


Figure 27. Resistor Lifetime Drift


Figure 28. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 29. Digital Feedthrough


Figure 30. Shutdown Isolation vs. Frequency


Figure 31. Theoretical Maximum Current vs. Code

## TEST CIRCUITS

Figure 32 to Figure 36 define the test conditions used in the Specifications section.


Figure 32. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, $R$-DNL)


Figure 33. Potentiometer Divider Nonlinearity Error (INL, DNL)


NC = NO CONNECT
Figure 34. Wiper Resistance

## THEORY OF OPERATION

The AD5122A/AD5142A digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {TERM }}<\mathrm{V}_{\mathrm{DD}}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input shift register) can be used to preload the RDAC register data.
The RDAC register can be programmed with any position setting using the $\mathrm{I}^{2} \mathrm{C}$ interface. When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of EEPROM data takes approximately 15 ms ; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

## RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 (AD5142A, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.
It is possible to both write to and read from the RDAC register using the digital interface (see Table 10).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 10). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 10).
Alternatively, the EEPROM can be written to independently using Command 11 (see Table 16).

## INPUT SHIFT REGISTER

For the AD5122A/AD5142A, the input shift register is 16 bits wide, as shown in Figure 2. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.
If the AD5122A RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0 ) is ignored.
Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in Table 10 and Table 16.

## $I^{2} C$ SERIAL DATA INTERFACE

The AD5122A/AD5142A have 2 -wire, $\mathrm{I}^{2} \mathrm{C}$-compatible serial interfaces. The device can be connected to an $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device, under the control of a master device. See Figure 3 for a timing diagram of a typical write sequence.
The AD5122A/AD5142A supports standard ( 100 kHz ) and fast ( 400 kHz ) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.
The 2-wire serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an $\mathrm{R} / \overline{\mathrm{W}}$ bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set high, the master reads from the slave device. However, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set low, the master writes to the slave device.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

## $I^{2}$ C ADDRESS

The facility to make hardwired changes to ADDR allows the user to incorporate up to nine of these devices on one bus as outlined in Table 9.
Table 9. Device Address Selection

| ADDR0 Pin | ADDR1 Pin | 7-Bit ${ }^{1} \mathbf{C}$ C Device Address |
| :---: | :---: | :---: |
| $V_{\text {Logic }}$ | V ${ }_{\text {Logic }}$ | 0100000 |
| No connect ${ }^{1}$ | $V_{\text {Logic }}$ | 0100010 |
| GND | $V_{\text {Logic }}$ | 0100011 |
| $V_{\text {Logic }}$ | No connect ${ }^{1}$ | 0101000 |
| No connect ${ }^{1}$ | No connect ${ }^{1}$ | 0101010 |
| GND | No connect ${ }^{1}$ | 0101011 |
| $V_{\text {Logic }}$ | GND | 0101100 |
| No connect ${ }^{1}$ | GND | 0101110 |
| GND | GND | 0101111 |

${ }^{1}$ Not available in bipolar mode $\left(\mathrm{V}_{\mathrm{SS}}<0 \mathrm{~V}\right)$ or in low voltage mode $\left(\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}\right)$.

Table 10. Reduced Commands Operation Truth Table

| Command Number | ControlBits[DB15:DB12] |  |  |  | AddressBits[DB11:DB8] ${ }^{1}$ |  |  |  | Data Bits[DB7:DB0] ${ }^{1}$ |  |  |  |  |  |  |  | Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | CO | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | NOP: do nothing |  |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to RDAC |  |  |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to input shift register |  |  |
| 3 | 0 | 0 | 1 | 1 | 0 | 0 | A1 | A0 | X | X | X | X | X | X | D1 | D0 | Read back contents |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D1 | D0 | Data |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $0$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | EEPROM RDAC |
| 9 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | A0 | X | X | X | X | X | X | X | 1 | Copy RDAC register to EEPROM |  |  |
| 10 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | A0 | X | X | X | X | X | X | X | 0 | Copy EEPROM into RDAC |  |  |
| 14 | 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | X | X | X | X | Software reset |  |  |
| 15 | 1 | 1 | 0 | 0 | A3 | 0 | 0 | A0 | X | X | X | X | X | X | X | D0 | Software shutdown |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D0 | Condition |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $0$ | Normal mode Shutdown mode |  |

Table 11. Reduced Address Bits Table

| A3 | A2 | A1 | A0 | Channel | Stored Channel Memory |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | $X^{1}$ | $X^{1}$ | $X^{1}$ | All channels | Not applicable |
| 0 | 0 | 0 | 0 | RDAC1 | RDAC1 |
| 0 | 0 | 0 | 1 | RDAC2 | Not applicable |
| 0 | 0 | 1 | 0 | Not applicable | RDAC2 |

[^2]
## ADVANCED CONTROL MODES

The AD5122A/AD5142A digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (see Table 16 and Table 18).
Key programming features include the following:

- Input register
- Linear gain setting mode
- A low wiper resistance feature
- Linear increment and decrement instructions
- $\pm 6 \mathrm{~dB}$ increment and decrement instructions
- Burst mode
- Reset
- Shutdown mode


## Input Register

The AD5122A/AD5142A include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back from using Command 3 (see Table 16).
This feature allows a synchronous update of one or both RDAC registers at the same time.
The transfer from the input register to the RDAC register is done synchronously by Command 8 (see Table 16).
If new data is loaded in an RDAC register, this RDAC register automatically overwrites the associated input register.

## Linear Gain Setting Mode

The patented architecture of the AD5122A/AD5142A allows the independent control of each string resistor, $\mathrm{R}_{A W}$, and $\mathrm{R}_{\mathrm{wB}}$. To enable linear gain setting mode, use Command 16 (see Table 16) to set Bit D2 of the control register (see Table 18).
This mode of operation can control the potentiometer as two independent rheostats connected at a single point, W terminal, as opposed to potentiometer mode where each resistor is complementary, $\mathrm{R}_{A W}=\mathrm{R}_{A B}-\mathrm{R}_{\mathrm{WB}}$.
This mode enables a second input and an RDAC register per channel, as shown in Table 16; however, the actual RDAC contents remain unchanged. The same operations are valid for potentiometer and linear gain setting mode.
If the INDEP pin is pulled high, the device powers up in linear gain setting mode and loads the values stored in the associated memory locations for each channel (see Table 17). The INDEP pin and the D 2 bit are connected internally to a logic OR gate; if one or both are set to 1 , the parts cannot operate in potentiometer mode.

## Low Wiper Resistance Feature

The AD5122A/AD5142A include two commands to reduce the wiper resistance between the terminals when the device achieves full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as $\mathrm{R}_{\text {Ts. }}$ Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as $\mathrm{R}_{\mathrm{BS}}$.
The contents of the RDAC registers are unchanged by entering in these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see Table 16); by loading new data in an RDAC register, which includes increment/decrement operations; or by entering shutdown mode, Command 15 (see Table 16).
Table 12 and Table 13 show the truth tables for the top scale position and the bottom scale position, respectively, when potentiometer or linear gain setting mode is enabled.

Table 12. Top Scale Truth Table

| Linear Gain Setting Mode |  | Potentiometer Mode |  |
| :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{AW}}$ | $\mathrm{R}_{\mathrm{wB}}$ | $\mathrm{R}_{\mathrm{AW}}$ | $\mathrm{R}_{\mathrm{WB}}$ |
| $\mathrm{R}_{A B}$ | $\mathrm{R}_{A B}$ | $\mathrm{R}_{\mathrm{TS}}$ | $\mathrm{R}_{A B}$ |

Table 13. Bottom Scale Truth Table

| Linear Gain Setting Mode |  | Potentiometer Mode |  |
| :--- | :--- | :--- | :--- |
| $\mathrm{R}_{A W}$ | $\mathrm{R}_{\text {wB }}$ | $\mathrm{R}_{A w}$ | $\mathrm{R}_{\text {wB }}$ |
| $\mathrm{R}_{\mathrm{TS}}$ | $\mathrm{R}_{\mathrm{BS}}$ | $\mathrm{R}_{\mathrm{AB}}$ | $\mathrm{R}_{B S}$ |

## Linear Increment and Decrement Instructions

The increment and decrement commands (Command 4 and Command 5 in Table 16) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.
For an increment command, executing Command 4 automatically moves the wiper to the next RDAC position. This command can be executed in a single channel or in multiple channels.

## $\pm 6$ dB Increment and Decrement Instructions

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6 , and the -6 dB decrement is activated by Command 7 (see Table 16). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the fullscale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see Table 14).
Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register value. Internally, the AD5122A/AD5142A use shift registers to shift the bits left and right to achieve a $\pm 6 \mathrm{~dB}$ increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

Table 14. Detailed Left Shift and Right Shift Functions for the $\pm \mathbf{6 d B}$ Step Increment and Decrement

| Left Shift (+6 dB/Step) | Right Shift (-6 dB/Step) |
| :--- | :--- |
| 00000000 | 11111111 |
| 00000001 | 01111111 |
| 00000010 | 00111111 |
| 00000100 | 00011111 |
| 00001000 | 00001111 |
| 00010000 | 00000111 |
| 00100000 | 00000011 |
| 01000000 | 00000001 |
| 10000000 | 00000000 |
| 1111111 | 00000000 |

## Burst Mode

By enabling the burst mode, multiple data bytes can be sent to the part consecutively. After the command byte, the part interprets the following consecutive bytes as data bytes for the command.

A new command can be sent by generating a repeat start or by a stop and start condition.
The burst mode is activated by setting Bit D3 of the control register (see Table 18).

## Reset

The AD5122A/AD5142A can be reset through software by executing Command 14 (see Table 16) or through hardware on the low pulse of the $\overline{\text { RESET }}$ pin. The reset command loads the RDAC registers with the contents of the EEPROM and takes approximately $30 \mu \mathrm{~s}$. The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale. Tie $\overline{\text { RESET }}$ to V Vogic if the $\overline{\text { RESET }}$ pin is not used.

## Shutdown Mode

The AD5122A/AD5142A can be placed in shutdown mode by executing the software shutdown command, Command 15 (see Table 16), and setting the LSB (D0) to 1 . This feature places the RDAC in a zero power consumption state where the device operates in potentiometer mode, Terminal A is open-circuited and the wiper, Terminal W, is connected to Terminal B; however, a finite wiper resistance of $40 \Omega$ is present. When the device is configured in linear gain setting mode, the resistor addressed, $\mathrm{R}_{\mathrm{AW}}$ or $\mathrm{R}_{\mathrm{WB}}$, is internally placed at high impedance. Table 15 shows the truth table depending on the device operating mode. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 16 are supported while in shutdown mode. Execute Command 15 (see Table 16) and set the LSB (D0) to 0 to exit shutdown mode.

Table 15. Truth Table for Shutdown Mode

| Linear Gain Setting Mode |  | Potentiometer Mode |  |
| :--- | :--- | :--- | :--- |
| Raw | RwB | Raw | Rwв |
| High impedance | High impedance | High impedance | R $_{\mathrm{BS}}$ |
|  |  |  |  |
| EEPROM OR RDAC REGISTER PROTECTION |  |  |  |

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software or by using hardware. If these registers are protected by software, set Bit D0 and/or Bit D1 (see Table 18), which protects the RDAC and EEPROM registers independently.

When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

## INDEP PIN

If the INDEP pin is pulled high at power-up, the part operates in linear gain setting mode, loading each string resistor, $\mathrm{R}_{A W X}$ and $\mathrm{R}_{\text {wbx }}$, with the value stored into the EEPROM (see Table 17). If the pin is pulled low, the part powers up in potentiometer mode.
The INDEP pin and the D2 bit are connected internally to a logic OR gate; if one or both are set to 1 , the part cannot operate in potentiometer mode (see Table 18).

## AD5122A/AD5142A

Table 16. Advanced Command Operation Truth Table

| Command Number | $\begin{gathered} \text { Command } \\ \text { Bits[DB15:DB12] } \end{gathered}$ |  |  |  | Address Bits[DB11:DB8] ${ }^{1}$ |  |  |  | Data Bits[DB7:DB0] ${ }^{1}$ |  |  |  |  |  |  |  | Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | CO | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | NOP: do nothing |  |  |
| 1 | 0 | 0 | 0 | 1 | 0 | A2 | 0 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to RDAC |  |  |
| 2 | 0 | 0 | 1 | 0 | 0 | A2 | 0 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to input register |  |  |
| 3 | 0 | 0 | 1 | 1 | X | A2 | A1 | A0 | X | X | X | X | X | X | D1 | D0 | Read back contents |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D1 | D0 | Data |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Input register EEPROM <br> Control register RDAC |
| 4 | 0 | 1 | 0 | 0 | A3 | A2 | 0 | A0 | X | X | X | X | X | X | X | 1 | Linear RDAC increment |  |  |
| 5 | 0 | 1 | 0 | 0 | A3 | A2 | 0 | A0 | X | X | X | X | X | X | X | 0 | Linear RDAC decrement |  |  |
| 6 | 0 | 1 | 0 | 1 | A3 | A2 | 0 | A0 | X | X | X | X | X | X | X | 1 | +6 dB RDAC increment |  |  |
| 7 | 0 | 1 | 0 | 1 | A3 | A2 | 0 | A0 | X | X | X | X | X | X | X | 0 | -6 dB RDAC decrement |  |  |
| 8 | 0 | 1 | 1 | 0 | 0 | A2 | 0 | A0 | X | X | X | X | X | X | X | X | Copy input register to RDAC (software LRDAC) |  |  |
| 9 | 0 | 1 | 1 | 1 | 0 | A2 | 0 | A0 | X | X | X | X | X | X | X | 1 | Copy RDAC register to EEPROM |  |  |
| 10 | 0 | 1 | 1 | 1 | 0 | A2 | 0 | A0 | X | X | X | X | X | X | X | 0 | Copy EEPROM into RDAC |  |  |
| 11 | 1 | 0 | 0 | 0 | 0 | 0 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to EEPROM |  |  |
| 12 | 1 | 0 | 0 | 1 | A3 | A2 | 0 | A0 | 1 | X | X | X | X | X | X | D0 | Top scale <br> D0 $=0$; normal mode <br> D0 $=1$; shutdown mode |  |  |
| 13 | 1 | 0 | 0 | 1 | A3 | A2 | 0 | A0 | 0 | X | X | X | X | X | X | D0 | Bottom scale D0 = 1; enter D0 = 0; exit |  |  |
| 14 | 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | X | X | X | X | Software reset |  |  |
| 15 | 1 | 1 | 0 | 0 | A3 | A2 | 0 | A0 | X | X | X | X | X | X | X | D0 | Software shutdown D0 = 0; normal mode D0 = 1; device placed in shutdown mode |  |  |
| 16 | 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | D3 | D2 | D1 | D0 | Copy serial register data to control register |  |  |

${ }^{1} \mathrm{X}=$ don't care.
Table 17. Address Bits

| A3 | A2 | A1 | A0 | Potentiometer Mode |  | Linear Gain Setting Mode |  | Stored Channel Memory |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Input Register | RDAC Register | Input Register | RDAC Register |  |
| 1 | X ${ }^{1}$ | X ${ }^{1}$ | X ${ }^{1}$ | All channels | All channels | All channels | All channels | Not applicable |
| 0 | 0 | 0 | 0 | RDAC1 | RDAC1 | Rwb1 | Rwb1 | RDAC1/Rwb1 |
| 0 | 1 | 0 | 0 | Not applicable | Not applicable | $\mathrm{RaW}^{1}$ | $\mathrm{RaW}_{1}$ | Not applicable |
| 0 | 0 | 0 | 1 | RDAC2 | RDAC2 | Rwb2 | Rwb2 | Raw1 |
| 0 | 1 | 0 | 1 | Not applicable | Not applicable | Raw2 | Raw2 | Not applicable |
| 0 | 0 | 1 | 0 | Not applicable | Not applicable | Not applicable | Not applicable | RDAC2/Rwb2 |
| 0 | 0 | 1 | 1 | Not applicable | Not applicable | Not applicable | Not applicable | Raw2 |

[^3]Table 18. Control Register Bit Descriptions

| Bit Name | Description |
| :---: | :---: |
| D0 | RDAC register write protect <br> $0=$ wiper position frozen to value in EEPROM memory <br> 1 = allows update of wiper position through digital interface (default) |
| D1 | EEPROM program enable <br> $0=$ EEPROM program disabled <br> 1 = enables device for EEPROM program (default) |
| D2 | Linear setting mode/potentiometer mode $0=$ potentiometer mode (default) <br> 1 = linear gain setting mode |
| D3 | Burst mode ( $1^{2} \mathrm{C}$ only) <br> 0 = disabled (default) <br> 1 = enabled (no disable after stop or repeated start condition) |

## RDAC ARCHITECTURE

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5122A/AD5142A employ a three-stage segmentation approach, as shown in Figure 37. The AD5122A/AD5142A wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from $V_{D D}$ and $V_{S S}$.


Figure 37. AD5122A/AD5142A Simplified RDAC Circuit

## Top Scale/Bottom Scale Architecture

In addition, the AD5122A/AD5142A include new positions to reduce the resistance between terminals. These positions are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from $130 \Omega$ to $60 \Omega\left(\mathrm{R}_{A B}=100 \mathrm{k} \Omega\right)$. At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to $60 \Omega\left(\mathrm{R}_{A B}=100 \mathrm{k} \Omega\right)$.

## PROGRAMMING THE VARIABLE RESISTOR

## Rheostat Operation— $\pm 8 \%$ Resistor Tolerance

The AD5122A/AD5142A operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating, or it can be tied to Terminal W, as shown in Figure 38.


Figure 38. Rheostat Mode Configuration
The nominal resistance between Terminal A and Terminal B, $R_{A B}$, is $10 \mathrm{k} \Omega$ or $100 \mathrm{k} \Omega$, and has $128 / 256$ tap points accessed by the wiper terminal. The 7 -bit/8-bit data in the RDAC latch is decoded to select one of the 128/256 possible wiper settings. The general equations for determining the digitally programmed output resistance between Terminal W and Terminal B are
AD5122A:

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{128} \times R_{A B}+R_{W} \quad \text { From } 0 \times 00 \text { to } 0 \times 7 \mathrm{~F} \tag{1}
\end{equation*}
$$

AD5142A:

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B}+R_{W} \quad \text { From } 0 \mathrm{x} 00 \text { to } 0 \mathrm{xFF} \tag{2}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code in the 7 -bit/8-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.
In potentiometer mode, similar to the mechanical potentiometer, the resistance between Terminal W and Terminal A also produces a digitally controlled complementary resistance, $\mathrm{R}_{\mathrm{wA}}$. Rwa also gives a maximum of 8\% absolute resistance error. Rwa starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are
AD5122A:

$$
\begin{equation*}
R_{A W}(D)=\frac{128-D}{128} \times R_{A B}+R_{W} \quad \text { From } 0 \mathrm{x} 00 \text { to } 0 \mathrm{x} 7 \mathrm{~F} \tag{3}
\end{equation*}
$$

AD5142A:

$$
\begin{equation*}
R_{A W}(D)=\frac{256-D}{256} \times R_{A B}+R_{W} \quad \text { From } 0 \times 00 \text { to } 0 x F F \tag{4}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code in the 7 -bit/8-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.

If the part is configured in linear gain setting mode, the resistance between Terminal W and Terminal A is directly proportional to the code loaded in the associate RDAC register. The general equations for this operation are
AD5122A:

$$
\begin{equation*}
R_{A W}(D)=\frac{D}{128} \times R_{A B}+R_{W} \quad \text { From } 0 x 00 \text { to } 0 \mathrm{x} 7 \mathrm{~F} \tag{5}
\end{equation*}
$$

AD5142A:

$$
\begin{equation*}
R_{A W}(D)=\frac{D}{256} \times R_{A B}+R_{W} \quad \text { From } 0 \times 00 \text { to } 0 x F F \tag{6}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.
In the bottom scale condition or top scale condition, a finite total wiper resistance of $40 \Omega$ is present. Regardless of which setting the part is operating in, limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B, to the maximum continuous current or to the pulse current specified in Table 5. Otherwise, degradation or possible destruction of the internal switch contact can occur.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to- B and wiper-to- A that is proportional to the input voltage at A to B , as shown in Figure 39.


Figure 39. Potentiometer Mode Configuration
Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V . The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} \times V_{A}+\frac{R_{A W}(D)}{R_{A B}} \times V_{B} \tag{7}
\end{equation*}
$$

where:
$R_{W B}(D)$ can be obtained from Equation 1 and Equation 2. $R_{A W}(D)$ can be obtained from Equation 3 and Equation 4.
Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, $\mathrm{R}_{A W}$ and $\mathrm{R}_{\mathrm{WB}}$, and not the absolute values. Therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## TERMINAL VOLTAGE OPERATING RANGE

The AD5122A/AD5142A are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed VDD are clamped by the forward-biased diode. There is no polarity constraint between $V_{A}, V_{W}$, and $V_{B}$, but they cannot be higher than $V_{D D}$ or lower than $V_{s s}$.


Figure 40. Maximum Terminal Voltages Set by VDD and $V_{S S}$

## POWER-UP SEQUENCE

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 40), it is important to power up $V_{D D}$ first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that $V_{D D}$ is powered unintentionally. The ideal power-up sequence is $\mathrm{V}_{\text {SS }}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {LOGIC }}$, digital inputs, and $V_{A}, V_{B}$, and $V_{w}$. The order of powering $V_{A}, V_{B}, V_{W}$, and digital inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{ss}}$, $V_{D D}$, and $V_{\text {LoGic. }}$. Regardless of the power-up sequence and the ramp rates of the power supplies, once $V_{D D}$ is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

## LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use a compact, minimum lead length layout design. Ensure that the leads to the input are as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 41 illustrates the basic supply bypassing configuration for the AD5122A/AD5142A.


Figure 41. Power Supply Bypassing

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ${ }^{1,2}$ | $\mathrm{R}_{\text {AB }}(\mathrm{k} \Omega)$ | Resolution | Interface | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5122ABCPZ10-RL7 | 10 | 128 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead LFCSP_WQ | CP-16-22 | DHA |
| AD5122ABCPZ100-RL7 | 100 | 128 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead LFCSP_WQ | CP-16-22 | DHG |
| AD5122ABRUZ10 | 10 | 128 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5122ABRUZ100 | 100 | 128 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5122ABRUZ10-RL7 | 10 | 128 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5122ABRUZ100-RL7 | 100 | 128 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5142ABCPZ10-RL7 | 10 | 256 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead LFCSP_WQ | CP-16-22 | DH7 |
| AD5142ABCPZ100-RL7 | 100 | 256 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead LFCSP_WQ | CP-16-22 | DH4 |
| AD5142ABRUZ10 | 10 | 256 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5142ABRUZ100 | 100 | 256 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5142ABRUZ10-RL7 | 10 | 256 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP | RU-16 |  |
| AD5142ABRUZ100-RL7 EVAL-AD5142ADBZ | 100 | 256 | $1^{12} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-lead TSSOP <br> Evaluation Board | RU-16 |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ The evaluation board is shipped with the $10 \mathrm{k} \Omega \mathrm{R}_{A B}$ resistor option; however, the board is compatible with both of the available resistor value options.

NOTES
Data Sheet AD5122A/AD5142A

NOTES

## NOTES


[^0]:    ${ }^{1}$ Two potentiometers and two rheostats.

[^1]:    ${ }^{1}$ Maximum bus capacitance is limited to 400 pF .
    ${ }^{2}$ The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the part.
    ${ }^{3}$ Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.
    ${ }^{4}$ The EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.
    ${ }^{5}$ Maximum time after $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5 S}$ is equal to 2.3 V .

[^2]:    ${ }^{1} \mathrm{X}=$ don't care.

[^3]:    ${ }^{1} \mathrm{X}=$ don't care.

