# **BUK9880-55A**

### N-channel TrenchMOS logic level FET

Rev. 02 — 12 April 2007

**Product data sheet** 

### 1. Product profile

### 1.1 General description

N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using NXP General Purpose Automotive (GPA) TrenchMOS technology.

#### 1.2 Features

- Very low on-state resistance
- 150 °C rated

- Q101 compliant
- Logic level compatible

### 1.3 Applications

- Automotive systems
- Motors, lamps and solenoids
- General purpose power switching
- 12 V and 24 V loads

#### 1.4 Quick reference data

- $\blacksquare$  E<sub>DS(AL)S</sub>  $\leq$  36 mJ
- $I_D \le 7 A$

- $\blacksquare$  R<sub>DSon</sub> = 68 mΩ (typ)
- Arr P<sub>tot</sub>  $\leq$  8 W

### 2. Pinning information

Table 1. Pinning

Pin	Description	Simplified outline	Symbol
1	gate (G)		_
2	drain (D)	4	<u>Б</u>
3	source (S)		G (EX)
4	solder point; connected to drain (D)	1 2 3	mbb076 S
		SOT223 (SC-73)	



### **Ordering information**

Table 2. **Ordering information** 

Type number	Package				
	Name	Description	Version		
BUK9880-55A	SC-73	plastic surface-mounted package with increased heatsink; 4 leads	SOT223		

### **Limiting values**

#### Table 3. **Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	55	V
$V_{DGR}$	drain-gate voltage (DC)	$R_{GS}$ = 20 k $\Omega$	-	55	V
$V_{GS}$	gate-source voltage		-	±15	V
$I_D$	drain current	$T_{sp}$ = 25 °C; $V_{GS}$ = 5 V; see <u>Figure 2</u> and <u>3</u>	-	7	Α
		$T_{sp} = 100 ^{\circ}\text{C}$ ; $V_{GS} = 5 ^{\circ}\text{V}$ ; see Figure 2	-	4	Α
$I_{DM}$	peak drain current	$T_{sp}$ = 25 °C; pulsed; $t_p \le 10 \mu s$ ; see Figure 3	-	30	Α
$P_{tot}$	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 1</u>	-	8	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		-55	+150	°C
Source-c	Irain diode				
$I_{DR}$	reverse drain current	T <sub>sp</sub> = 25 °C	-	7	Α
$I_{DRM}$	peak reverse drain current	$T_{sp}$ = 25 °C; pulsed; $t_p \le 10 \ \mu s$	-	30	Α
Avalanch	ne ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	unclamped inductive load; $I_D$ = 6 A; $V_{DS} \le$ 55 V; $R_{GS}$ = 50 $\Omega$ ; $V_{GS}$ = 5 V; starting at $T_j$ = 25 °C	-	36	mJ
E <sub>DS(AL)R</sub>	repetitive drain-source avalanche energy		[1] _	-	

#### [1] Conditions:


- a) Maximum value not quoted. Repetitive rating defined in Figure 16.
- b) Single-pulse avalanche rating limited by  $T_{j(max)}$  of 150  $^{\circ}\text{C}.$
- c) Repetitive avalanche rating limited by an average junction temperature of 145  $^{\circ}$ C.
- d) Refer to application note AN10273 for further information.

#### N-channel TrenchMOS logic level FET




 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$ 

Fig 1. Normalized total power dissipation as a function of solder point temperature



 $V_{GS} \geq 5 \ V$ 

Fig 2. Continuous drain current as a function of solder point temperature



 $T_{sp}$  = 25 °C;  $I_{DM}$  is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

N-channel TrenchMOS logic level FET


### Thermal characteristics

Table 4. **Thermal characteristics** 

**Product data sheet** 

Downloaded from Elcodis.com electronic components distributor

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient		-	70	-	K/W
$R_{th(j-sp)}$	thermal resistance from junction to solder point		-	-	15	K/W



### 6. Characteristics

Table 5. Characteristics

 $T_i = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
_	aracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	I <sub>D</sub> = 250 μA; V <sub>GS</sub> = 0 V				
( ,	•	T <sub>i</sub> = 25 °C	55	-	-	V
		T <sub>i</sub> = −55 °C	50	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; see Figure 9 and 10				
		T <sub>i</sub> = 25 °C	1	1.5	2	V
		T <sub>j</sub> = 150 °C	0.6	-	-	V
		T <sub>j</sub> = −55 °C	-	-	2.3	V
I <sub>DSS</sub>	drain leakage current	V <sub>DS</sub> = 55 V; V <sub>GS</sub> = 0 V				
		T <sub>j</sub> = 25 °C	-	0.05	10	μΑ
		T <sub>j</sub> = 150 °C	-	-	500	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	2	100	nΑ
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}$ ; $I_D = 8 \text{ A}$ ; see Figure 7 and 8				
		T <sub>j</sub> = 25 °C	-	68	80	$m\Omega$
		T <sub>j</sub> = 150 °C	-	-	147	$m\Omega$
		V <sub>GS</sub> = 4.5 V; I <sub>D</sub> = 8 A	-	-	89	$m\Omega$
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 8 A	-	62	73	$m\Omega$
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 10 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 5 \text{ V};$	-	11	-	nC
$Q_{GS}$	gate-source charge	see Figure 14	-	1.6	-	nC
$Q_{GD}$	gate-drain charge		-	4.6	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	438	584	pF
C <sub>oss</sub>	output capacitance	see Figure 12	-	87	104	pF
C <sub>rss</sub>	reverse transfer capacitance		-	62	85	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \Omega;$	-	8	-	ns
t <sub>r</sub>	rise time	$V_{GS} = 5 \text{ V}; R_G = 10 \Omega$	-	118	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	20	-	ns
t <sub>f</sub>	fall time			32	-	ns
Source-d	rain diode					
$V_{SD}$	source-drain voltage	I <sub>S</sub> = 15 A; V <sub>GS</sub> = 0 V; see <u>Figure 15</u>	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 20 \text{ A}$ ; $dI_S/dt = -100 \text{ A/}\mu\text{s}$ ;	-	33	-	ns
Q <sub>r</sub>	recovered charge	$V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$	-	60	-	nC




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values






Fig 7. Drain-source on-state resistance as a function of drain current; typical values




 $T_j = 25$  °C;  $I_D = 10$  A

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values




$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ 

Fig 9. Gate-source threshold voltage as a function of junction temperature




 $T_j = 25 \, ^{\circ}C; \, V_{DS} = V_{GS}$ 

Fig 10. Sub-threshold drain current as a function of gate-source voltage



 $T_j = 25 \,^{\circ}C; \, V_{DS} = 25 \,^{\circ}V$ 

Fig 11. Forward transconductance as a function of drain current; typical values



 $V_{GS} = 0 V$ ; f = 1 MHz

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values





Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $T_i = 25 \, ^{\circ}C; I_D = 10 \, A$ 

Fig 14. Gate-source voltage as a function of gate charge; typical values





Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values



See Table note 1 of Table 3 "Limiting values".

- (1) Single-pulse;  $T_i = 25$  °C.
- (2) Single-pulse; T<sub>i</sub> = 125 °C.
- (3) Repetitive.

Fig 16. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time

8 of 12

### **Package outline**




Fig 17. Package outline SOT223 (SC-73)

BUK9880-55A\_2 © NXP B.V. 2007. All rights reserved. Rev. 02 — 12 April 2007

### N-channel TrenchMOS logic level FET

## 8. Revision history

#### Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9880-55A_2	20070412	Product data sheet	-	BUK9880_55A-01
Modifications:  • The format of this data sheet has been redesigned to come of NXP Semiconductors.			esigned to comply with	the new identity guidelines
	<ul> <li>Legal texts hav</li> </ul>	ve been adapted to the new	company name where a	appropriate.
	<ul> <li>Section 4 "Limi</li> </ul>	ting values": corrected V <sub>GS</sub>	value from $\pm 10 \text{ V}$ to $\pm 15 \text{ m}$	5 V.
BUK9880_55A-01 (9397 750 07736)	20010207	Product specification	-	-

#### N-channel TrenchMOS logic level FET

### 9. Legal information

#### 9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### 10. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

### N-channel TrenchMOS logic level FET

### 11. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Characteristics
7	Package outline 9
8	Revision history
9	Legal information11
9.1	Data sheet status 1
9.2	Definitions
9.3	Disclaimers 1
9.4	Trademarks1
10	Contact information
11	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 April 2007 Document identifier: BUK9880-55A\_2

