# Six Pair, N- and P-Channel Enhancement-Mode MOSFET

### **Features**

- Six N- and P-channel MOSFET pairs
- Integrated gate-to-source resistor
- ► Integrated gate-to-source Zener diode
- Low threshold
- Low on-resistance
- Low input capacitance
- Fast switching speeds
- Free from secondary breakdown
- Low input and output leakage

## **Applications**

- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- General purpose line drivers
- Logic level interfaces

### **General Description**

The Supertex TC7320 consists of a six pairs of high voltage, low threshold, N- and P-channel MOSFETs in a 32-lead LQFP package. All of the MOSFETs have integrated gate-to-source resistors and gate-to-source Zener diode clamps which are desired for high voltage pulser applications. This low threshold, enhancement-mode (normally-off), transistor utilizes an advanced lateral DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's lateral DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

## **Ordering Information**

Device	32-Lead LQFP 7.00x7.00mm body 1.60mm height (max) 0.80mm pitch	BV <sub>DSS</sub> (		$egin{aligned} \mathbf{R}_{ extsf{DS(ON)}} \  ext{(max)} \  ext{($\Omega$)} \end{aligned}$		
		N-Channel	P-Channel	N-Channel	P-Channel	
TC7320	TC7320FG-G	200	-200	20	20	

-G indicates package is RoHS compliant ('Green')






## **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C
Power dissipation	1.5W


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

\* Distance of 1.6mm from case for 10 seconds.

## **Pin Configuration**



# **Package Marking**



Package may or may not include the following marks: Si or


32-Lead LQFP (FG)

# N-Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	200	-	-	V	$V_{GS} = 0V, I_D = 1.0mA$	
$V_{GS(th)}$	Gate threshold voltage	-	0.4	-	V	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	-4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
R <sub>GS</sub>	Gate-to-source shunt resistor	0.8	-	2.0	ΚΩ	I <sub>GS</sub> = 100μA	
$\Delta R_{GS}$	Change in R <sub>GS</sub> with temperature	-	-7.5	-	%/°C	I <sub>GS</sub> = 100μA	
VZ <sub>GS</sub>	Gate-to-source Zener voltage	10	-	18	V	I <sub>GS</sub> = 2.0mA	
$\Delta VZ_{GS}$	Change in VZ <sub>GS</sub> with temperature	-	-0.5	-	mV/°C	I <sub>GS</sub> = 2.0mA	
		-	-	10.0	μA	V <sub>DS</sub> = Max rating, V <sub>GS</sub> = 0V	
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	On-state drain current	1.0	ı	-	Α	$V_{GS} = 10V, V_{DS} = 25V$	
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	-	20	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 150mA	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	0.6	1.0	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> =150mA	
G <sub>FS</sub>	Forward transconductance	-	150	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 200mA	
C <sub>ISS</sub>	Input capacitance	-	-	150		V <sub>GS</sub> = 0V,	
C <sub>oss</sub>	Common source output capacitance	-	-	75	pF	$V_{DS} = 25V,$	
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	25		f = 1.0MHz	
t <sub>d(ON)</sub>	Turn-on delay time	-	-	12			
t <sub>r</sub>	Rise time	-	-	15		V <sub>DD</sub> =25V,	
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	25	ns	$I_{D} = 500 \text{mA},$ $R_{GEN} = 25\Omega$	
t,	Fall time	-	-	40			
V <sub>SD</sub>	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA	
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA	

#### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.




# P-Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-200	-	-	V	$V_{GS} = 0V, I_D = -1.0 \text{mA}$	
V <sub>GS(th)</sub>	Gate threshold voltage	-	-2.3	-	V	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA	
R <sub>GS</sub>	Gate-to-source shunt resistor	8.0	-	2.0	ΚΩ	I <sub>GS</sub> = -100μA	
$\Delta R_{GS}$	Change in R <sub>GS</sub> with temperature	-	-7.5	-	%/°C	I <sub>GS</sub> = -100μA	
VZ <sub>GS</sub>	Gate-to-source Zener voltage	10	-	18	V	I <sub>GS</sub> = -2.0mA	
$\Delta Z_{GS}$	Change in VZ <sub>GS</sub> with temperature	-	-0.5	-	mV/°C	I <sub>GS</sub> = -2.0mA	
		-	-	-10	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V	
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	On-state drain current	-1.0	-	-	Α	$V_{GS} = -10V, V_{DS} = -25V$	
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	-	20	Ω	$V_{GS} = -10V, I_{D} = -150mA$	
	Change in R <sub>DS(ON)</sub> with temperature	-	0.6	1.0	%/°C	$V_{GS} = -10V, I_{D} = -150mA$	
	Forward transconductance	-	150	-	mmho	$V_{DS} = -25V, I_{D} = -200mA$	
C <sub>ISS</sub>	Input capacitance	-	-	200		V <sub>GS</sub> = 0V,	
C <sub>oss</sub>	Common source output capacitance	-	-	100	pF	$V_{DS} = -25V,$	
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	35		f = 1.0MHz	
	Turn-on delay time	-	-	15			
	Rise time	-	-	20	no	$V_{DD} = -25V,$	
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	35	ns	$I_D = -500 \text{mA},$ $R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall time	-	-	30		OLIV.	
V <sub>SD</sub>	Diode forward voltage drop	-	-	-1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500A	
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500A	


#### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


# P-Channel Switching Waveforms and Test Circuit



# **Typical I-V Characteristics**



### **P-Channel**




## **Pin Descriptions**

Pin#	Function					
1	GP1					
2	GN1					
3	GN2					
4	GN3					
5	GN6					
6	GN5					
7	GN4					
8	GP4					
9	GP5					
10	GP6					
11	DP6					
12	V <sub>PP</sub> 2					
13	DP5					
14	DP4					
15	V <sub>SUB</sub> *					
16	V <sub>NN</sub> 3					

Pin #	Function				
17	DN6				
18	DN3				
19	DN5				
20	N/C				
21	V <sub>NN</sub> 2				
22	DN2				
23	DN4				
24	DN1				
25	V <sub>NN</sub> 1				
26	V <sub>PP</sub> 1				
27	DP1				
28	DP2				
29	V <sub>PP</sub> 3				
30	DP3				
31	GP3				
32	GP2				


**Block Diagram** 



<sup>\*</sup> The  $V_{SUB}$  pin needs to be connected to the most positive supply

# 32-Lead LQFP Package Outline (FG)

### 7.00x7.00mm body, 1.60mm height (max), 0.80mm pitch



#### Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	<b>A1</b>	A2	b	D	D1	E	E1	е	L	L1	L2	θ
Dimension (mm)	MIN	1.40*	0.05	1.35	0.30	8.80*	6.80*	8.80*	6.80*	0.00	0.45	4.00	0.05	<b>0</b> º
	NOM	-	-	1.40	0.37	9.00	7.00	9.00	7.00	0.80 BSC 0.60	1.00 REF	0.25 BSC	3.5°	
	MAX	1.60	0.15	1.45	0.45	9.20*	7.20*	9.20*	7.20*	ВОО	0.75	IXLI	ВОО	<b>7</b> °

JEDEC Registration MS-026, Variation BBA, Issue D, Jan. 2001.

\* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

Supertex Doc. #: DSPD-32LQFPFG, Version E101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

