


# Automotive N-Channel 40 V (D-S) 175 °C MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	40				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 10 V$	0.0030				
I <sub>D</sub> (A)	100				
Configuration	Single				



N-Channel MOSFET

#### FEATURES

- TrenchFET<sup>®</sup> Power MOSFET
- Package with Low Thermal Resistance
- 100 %  $R_{\rm q}$  and UIS Tested
- AEC-Q101 Qualified<sup>d</sup>
- Material categorization: For definitions of compliance please see <u>www.vishay.com/doc?99912</u>



ORDERING INFORMATION				
Package	TO-263			
Lead (Pb)-free and Halogen-free	SQM100N04-3m5-GE3			

<b>ABSOLUTE MAXIMUM RATINGS</b>	$(T_C = 25 \degree C, unless$	s otherwise noted	i)	
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V <sub>DS</sub>	40	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	v
Continuous Drain Current	T <sub>C</sub> = 25 °C <sup>a</sup>	I	100	
	T <sub>C</sub> = 125 °C	- I <sub>D</sub>	94	
Continuous Source Current (Diode Conduction	I <sub>S</sub>	100	А	
Pulsed Drain Current <sup>b</sup>	I <sub>DM</sub>	400		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	70	
Single Pulse Avalanche Energy		E <sub>AS</sub>	245	mJ
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 25 °C	D	157	W
	T <sub>C</sub> = 125 °C	P <sub>D</sub>	52	vv
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	°C

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	LIMIT	UNIT	
Junction-to-Ambient	PCB Mount <sup>c</sup>	R <sub>thJA</sub>	40	°C/W	
Junction-to-Case (Drain)		R <sub>thJC</sub>	0.95	0/10	

#### Notes

- a. Package limited.
- b. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.
- c. When mounted on 1" square PCB (FR-4 material).
- d. Parametric verification ongoing.

1

# SQM100N04-3m5



Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static					•			
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0, I_D = 250 \ \mu A$		40	-	-	v	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μΑ	2.5	3.0	3.5	V	
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> =	$V_{DS} = 0 V, V_{GS} = \pm 20 V$		-	± 100	nA	
		$V_{GS} = 0 V$	V <sub>DS</sub> = 40 V	-	-	1		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125 °C	-	-	50	μA	
		$V_{GS} = 0 V$	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 175 °C	-	-	250		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 V$	120	-	-	Α	
Drain-Source On-State Resistance <sup>a</sup>		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A	-	0.0022	0.0030		
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A, T <sub>J</sub> = 125 °C	-	-	0.0049	Ω	
		$V_{GS} = 10 V$	I <sub>D</sub> = 30 A, T <sub>J</sub> = 175 °C	-	-	0.0060		
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A		-	201	-	S	
Dynamic <sup>b</sup>	-							
Input Capacitance	C <sub>iss</sub>			-	6325	7910		
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	-	744	930	pF	
Reverse Transfer Capacitance	C <sub>rss</sub>	1		-	314	395		
Total Gate Charge <sup>c</sup>	Qg			-	95.5	145		
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>	$V_{GS} = 10 V$	$V_{DS} = 20 \text{ V}, I_D = 100 \text{ A}$	-	25.5	-	nC	
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>	1		-	14.7	-	1	
Gate Resistance	R <sub>g</sub>	f = 1 MHz		1	2.48	3.8	Ω	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	$V_{DD} = 20 \text{ V}, \text{ R}_{\text{L}} = 0.2 \Omega$ $\text{I}_{\text{D}} \cong 100 \text{ A}, \text{ V}_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$		-	14	21		
Rise Time <sup>c</sup>	t <sub>r</sub>			-	11	17	ns	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>			-	48	72		
Fall Time <sup>c</sup>	t <sub>f</sub>			-	9	14		
Source-Drain Diode Ratings and Chara	acteristics <sup>b</sup>							
Pulsed Current <sup>a</sup>	I <sub>SM</sub>			-	-	400	А	
Forward Voltage	V <sub>SD</sub>	I <sub>E</sub> :	_	0.8	1.5	V		

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.


c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)




S12-1849-Rev. B, 30-Jul-12

Document Number: 67005


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u> Downloaded from <u>Elcodis.com</u> electronic components distributor




### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)









**On-Resistance vs. Gate-to-Source Voltage** 



Source Drain Diode Forward Voltage



**Threshold Voltage** 



Drain Source Breakdown vs. Junction Temperature

S12-1849-Rev. B, 30-Jul-12

4

Document Number: 67005


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>


# SQM100N04-3m5



**Vishay Siliconix** 

### **THERMAL RATINGS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)






Normalized Thermal Transient Impedance, Junction-to-Ambient



### **THERMAL RATINGS** (T<sub>A</sub> = 25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Case

#### Note

· The characteristics shown in the two graphs

- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)

- Normalized Transient Thermal Impedance Junction-to-Case (25 °C)

are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?67005">www.vishay.com/ppg?67005</a>.




# **Package Information**

Vishay Siliconix


#### TO-263 (D<sup>2</sup>PAK): 3-LEAD





-B-

С




		INCHES		MILLIMETERS	
DIM.		MIN.	MAX.	MIN.	MAX.
A		0.160	0.190	4.064	4.826
b		0.020	0.039	0.508	0.990
	b1	0.020	0.035	0.508	0.889
	b2	0.045	0.055	1.143	1.397
с*	Thin lead	0.013	0.018	0.330	0.457
C	Thick lead	0.023	0.028	0.584	0.711
c1	Thin lead	0.013	0.017	0.330	0.431
CI	Thick lead	0.023	0.027	0.584	0.685
	c2	0.045	0.055	1.143	1.397
	D	0.340	0.380	8.636	9.652
	D1	0.220	0.240	5.588	6.096
	D2	0.038	0.042	0.965	1.067
	D3	0.045	0.055	1.143	1.397
	E	0.380	0.410	9.652	10.414
	E1	0.245	-	6.223	-
	E2	0.355 0.375 9.0*		9.017	9.525
	E3	0.072	0.078	1.829	1.981
е		0.100 BSC		2.54 BSC	
	К	0.045	0.055	1.143	1.397
L		0.575	0.625	14.605	15.875
	L1	0.090	0.110	2.286	2.794
L2		0.040	0.055	1.016	1.397
L3		0.050	0.070	1.270	1.778
	L4	0.010 BSC		0.254 BSC	
М		-	0.002	-	0.050
ECN: T10-0738-Rev. J, 03-Jan-11 DWG: 5843					

#### Notes

- 1. Plane B includes maximum features of heat sink tab and plastic.
- 2. No more than 25 % of L1 can fall above seating plane by max. 8 mils.
- 3. Pin-to-pin coplanarity max. 4 mils.
- 4. \*: Thin lead is for SUB, SYB.
- Thick lead is for SUM, SYM, SQM.
- 5. Use inches as the primary measurement.
- 6. This feature is for thick lead.



### **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.