

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK Rev. 1 — 22 March 2012 Product of

Product data sheet

1. **Product profile**

1.1 General description

Logic level N-channel MOSFET in D2PAK package qualified to 175 °C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.

1.2 Features and benefits

- High efficiency due to low switching and conduction losses
- Suitable for logic level gate drive sources

1.3 Applications

- DC-to-DC converters
- Load switching

- Motor control
- Server power supplies

1.4 Quick reference data

Quick reference data						
Parameter	Conditions		Min	Тур	Max	Unit
drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	-	30	V
drain current	T _{mb} = 25 °C; V _{GS} = 10 V; see <u>Figure 1</u>	<u>[1]</u>	-	-	100	A
total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	-	270	W
junction temperature			-55	-	175	°C
aracteristics						
drain-source on-state resistance	V _{GS} = 10 V; I _D = 25 A; T _j = 100 °C; see <u>Figure 13;</u> see <u>Figure 12</u>		-	2.17	2.6	mΩ
	V _{GS} = 10 V; I _D = 25 A; T _j = 25 °C; see <u>Figure 12</u>		-	1.55	1.8	mΩ
characteristics						
gate-drain charge	V_{GS} = 4.5 V; I _D = 25 A; V _{DS} = 15 V;		-	22	-	nC
total gate charge	see Figure 14; see Figure 15		-	83	-	nC
e ruggedness						
non-repetitive drain-source avalanche energy	$ V_{GS} = 10 \text{ V}; \ T_{j(init)} = 25 \text{ °C}; \ I_D = 100 \text{ A}; \\ V_{sup} \leq 30 \text{ V}; \ R_{GS} = 50 \ \Omega; \ unclamped $		-	-	1.1	J
	drain-source voltage drain current total power dissipation junction temperature aracteristics drain-source on-state resistance characteristics gate-drain charge total gate charge e ruggedness non-repetitive drain-source	$\label{eq:constraint} \begin{array}{llllllllllllllllllllllllllllllllllll$	$\label{eq:constraint} \begin{array}{lll} drain-source voltage & T_j \geq 25 \ ^{\circ}\text{C}; \ T_j \leq 175 \ ^{\circ}\text{C} \\ \text{drain current} & T_{mb} = 25 \ ^{\circ}\text{C}; \ V_{GS} = 10 \ \text{V}; & [1] \\ \text{see Figure 1} & \\ \hline \text{total power dissipation} & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{see Figure 2} \\ \text{junction temperature} & \\ \hline \text{aracteristics} & \\ \text{drain-source on-state} & V_{GS} = 10 \ \text{V}; \ I_D = 25 \ \text{A}; \ T_j = 100 \ ^{\circ}\text{C}; \\ \text{see Figure 13}; \ \text{see Figure 12} & \\ \hline \text{V}_{GS} = 10 \ \text{V}; \ I_D = 25 \ \text{A}; \ T_j = 25 \ ^{\circ}\text{C}; \\ \text{see Figure 12} & \\ \hline \text{characteristics} & \\ \hline \text{gate-drain charge} & V_{GS} = 4.5 \ \text{V}; \ I_D = 25 \ \text{A}; \ V_{DS} = 15 \ \text{V}; \\ \text{see Figure 14}; \ \text{see Figure 15} & \\ \hline \text{e ruggedness} & \\ \hline \text{non-repetitive drain-source} & V_{GS} = 10 \ \text{V}; \ T_{j(\text{init})} = 25 \ ^{\circ}\text{C}; \ I_D = 100 \ \text{A}; \\ \end{array}$	$\label{eq:constraint} \begin{array}{ c c c } \mbox{drain-source voltage} & T_j \ge 25 \ ^{\circ}\text{C}; \ T_j \le 175 \ ^{\circ}\text{C} & - & & & & \\ \mbox{drain current} & T_{mb} = 25 \ ^{\circ}\text{C}; \ V_{GS} = 10 \ V; & [1] & - & & \\ \mbox{see Figure 1} & & & & & \\ \mbox{total power dissipation} & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{see Figure 2} & & - & & \\ \mbox{junction temperature} & & & & -55 \\ \mbox{aracteristics} & & & & & \\ \mbox{drain-source on-state} & V_{GS} = 10 \ V; \ I_D = 25 \ A; \ T_j = 100 \ ^{\circ}\text{C}; & - & & \\ \mbox{see Figure 13}; \ \mbox{see Figure 12} & & & \\ \mbox{drain-source on-state} & & & & & \\ \mbox{see Figure 12} & & & & & \\ \mbox{drain-source on-state} & & & & & \\ \mbox{see Figure 12} & & & & & \\ \mbox{characteristics} & & & & \\ \mbox{gate-drain charge} & V_{GS} = 4.5 \ V; \ I_D = 25 \ A; \ V_{DS} = 15 \ V; & & \\ \mbox{see Figure 14}; \ \mbox{see Figure 15} & & & \\ \mbox{eruggedness} & & & \\ \mbox{non-repetitive drain-source} & V_{GS} = 10 \ V; \ T_{j(init)} = 25 \ ^{\circ}\text{C}; \ I_D = 100 \ A; & & - \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{tabular}{ c c c c c } \hline drain-source voltage & T_j \ge 25 \ ^{\circ}C; \ T_j \le 175 \ ^{\circ}C & - & - & 30 \\ \hline drain current & T_{mb} = 25 \ ^{\circ}C; \ V_{GS} = 10 \ V; \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $

[1] Continuous current is limited by package.



N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

2. Pinning information

Table 2.	Pinning	j information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		-
2	D	drain ^[1]	mb	
3	S	source		
mb	D	mounting base; connected to drain		mbb076 S

SOT404 (D2PAK)

[1] It is not possible to make connection to pin 2

3. Ordering information

Table 3. Ordering information Type number Package Name Description Version PSMN1R8-30BL D2PAK plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404 (one lead cropped)

4. Marking

Type number	Marking code
PSMN1R8-30BL	PSMN1R8-30BL

N-channel 30 V, 1.8 m Ω logic level MOSFET in D2PAK


5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	30	V
V _{DGR}	drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$		-	30	V
V _{GS}	gate-source voltage			-20	20	V
I _D	drain current	V_{GS} = 10 V; T_{mb} = 100 °C; see <u>Figure 1</u>	<u>[1]</u>	-	100	А
		V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u>	<u>[1]</u>	-	100	А
I _{DM}	peak drain current	pulsed; $t_p \le 10 \ \mu$ s; $T_{mb} = 25 \ ^{\circ}C$; see <u>Figure 3</u>		-	1120	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	270	W
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
T _{sld(M)}	peak soldering temperature			-	260	°C
Source-drai	n diode					
I _S	source current	T _{mb} = 25 °C	<u>[1]</u>	-	100	А
I _{SM}	peak source current	pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^{\circ}C$		-	1120	А
Avalanche r	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 100 A; V_{sup} ≤ 30 V; R_{GS} = 50 Ω; unclamped		-	1.1	J

[1] Continuous current is limited by package.




PSMN1R8-30BL

Product data sheet

PSMN1R8-30BL


N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK



PSMN1R8-30BL Product data sheet N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

6. Thermal characteristics

Table 6.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 4	-	0.3	0.56	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	Minimum footprint; mounted on a printed-circuit board	-	50	-	K/W



PSMN1R8-30BL

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

7. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static char	acteristics					
/ _{(BR)DSS}	drain-source breakdown voltage	I _D = 250 μA; V _{GS} = 0 V; T _i = 25 °C	30	-	-	V
()		I _D = 250 μA; V _{GS} = 0 V; T _i = -55 °C	27	-	-	V
V _{GS(th)} gat	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see Figure 10; see Figure 11	1.3	1.7	2.15	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$ see Figure 11	0.5	-	-	V
	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see Figure 11	-	-	2.45	V	
DSS	drain leakage current	V _{DS} = 30 V; V _{GS} = 0 V; T _i = 25 °C	-	0.3	4	μA
		V _{DS} = 30 V; V _{GS} = 0 V; T _i = 125 °C	-	-	200	μA
GSS	gate leakage current	V _{GS} = 16 V; V _{DS} = 0 V; T _j = 25 °C	-	10	100	nA
		V _{GS} = -16 V; V _{DS} = 0 V; T _j = 25 °C	-	10	100	nA
DSon drain-source on-state resistance	V_{GS} = 4.5 V; I_D = 25 A; T_j = 25 °C; see Figure 12	-	1.82	2.1	mΩ	
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 175 \text{ °C};$ see Figure 13; see Figure 12	-	2.95	3.5	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 100 \text{ °C};$ see Figure 13; see Figure 12	-	2.17	2.6	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see Figure 12	-	1.55	1.8	mΩ
۲ _G	gate resistance	f = 1 MHz	-	1	-	Ω
Dynamic c	haracteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15	-	170	-	nC
		$I_D = 0 \text{ A}; \text{ V}_{DS} = 0 \text{ V}; \text{ V}_{GS} = 10 \text{ V}$	-	158	-	nC
		I _D = 25 A; V _{DS} = 15 V; V _{GS} = 4.5 V;	-	83	-	nC
Q _{GS}	gate-source charge	see Figure 14; see Figure 15	-	29	-	nC
Q _{GS(th)}	pre-threshold gate-source charge		-	17	-	nC
Q _{GS(th-pl)}	post-threshold gate-source charge		-	12	-	nC
Q _{GD}	gate-drain charge		-	22	-	nC
V _{GS(pl)}	gate-source plateau voltage	$I_D = 25 \text{ A}; V_{DS} = 15 \text{ V}; \text{ see } \frac{\text{Figure } 14}{\text{Figure } 15};$ see Figure 15	-	2.6	-	V
Ciss	input capacitance	V _{DS} = 15 V; V _{GS} = 0 V; f = 1 MHz;	-	10180	-	pF
Poss	output capacitance	T _j = 25 °C; see <u>Figure 16</u>	-	2000	-	pF
Prss	reverse transfer capacitance		-	872	-	pF
d(on)	turn-on delay time	V_{DS} = 15 V; R_L = 0.5 Ω; V_{GS} = 4.5 V;	-	92	-	ns
r	rise time	$R_{G(ext)} = 4.7 \Omega$	-	156	-	ns
	turn-off delay time		-	135	-	ns
d(off)	······································					

Product data sheet

Rev. 1 — 22 March 2012

Symbol

PSMN1R8-30BL

Тур

Unit

Max

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

Min

Iodini	Farameter	Conditions					
ource-dra	ain diode						
SD	source-drain voltage	I _S = 25 A; V ₀ see <u>Figure 1</u>	_{GS} = 0 V; T _j = 25 °C; <u>7</u>	-	0.7	1.2	V
	reverse recovery time		_S /dt = -100 A/µs;	-	64	-	ns
r	recovered charge	V _{GS} = 0 V; V	/ _{DS} = 15 V	-	60	-	nC
		003aad400				003aad401	
18000		003aa0400	350 g _{fs}			003880401	
C (pF)			(S) 300				
(pr) 16000 -		C _{iss}	300				
			250		\geq		
			230				
14000			200				
-							
12000			150				
ľ		C _{rss}	100				
10000			50				
-			30				
			o /				
8000				40 0	0 00	100)
8000 0 0	$V_{DS} = 0V; f = 1M$	· capacitances as a	Fig 6. Forward tra		= 15Vnce as a) I _D (A) ¹⁰⁰ a functio	
0 Fig 5. In	$V_{DS} = 0V; f = 1M$	V _{es} (V) 1 <i>Hz</i> • capacitances as a	T_{j}	= $25 ^{\circ}C; V_{DS}$	= 15Vnce as a		
0 Fig 5. In fu	$V_{DS} = 0V; f = 1M$	V _{es} (V) 1 <i>Hz</i> • capacitances as a	<i>T_j</i> Fig 6. Forward trai drain curren	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues		
0 Fig 5. In fu ⁸ Г	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	<i>T_j</i> Fig 6. Forward tran drain curren	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
0 Fig 5. In fu	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	<i>T_j</i> Fig 6. Forward trai drain curren	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
⁵ ig 5. In fu ⁸ ^{R_{DSon} (mΩ)}	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	T _j Fig 6. Forward trai drain curren	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
G Fig 5. In fu R _{DSon}	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	T _j Fig 6. Forward trai drain curren	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
⁵ ig 5. In fu ⁸ ^{R_{DSon} (mΩ)}	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	T _j Fig 6. Forward trai drain curren	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
0 Fig 5. In fu R _{DSon} (mΩ) 6 -	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	Tj Fig 6. Forward traidrain current 100 100 Ib 100 (A) 100 80 100	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
⁵ ig 5. In fu ⁸ ^{R_{DSon} (mΩ)}	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	<i>T</i> _j Fig 6. Forward trai drain current (A) (A) 80 60	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
0 Fig 5. In fu R _{DSon} (mΩ) 6 -	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	Tj Fig 6. Forward traidrain current 100 100 Ib 100 (A) 100 80 100	= $25 ^{\circ}C; V_{DS}$	= 15V nce as a llues	a functio	
⁵ ig 5. In fu ⁸ ⁸ (mΩ) 6 4	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	Tj Fig 6. Forward traidrain current 100 Ib (A) 80 60 40	= 25 °C; V _{DS}	= 15V nce as a llues	a functio	
0 Fig 5. In fu R _{DSon} (mΩ) 6 -	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	Tj Fig 6. Forward traidrain current 100 Ib (A) 80 60 40	= $25 ^{\circ}C; V_{DS}$	= 15V		
⁵ ig 5. In fu ⁸ ⁸ (mΩ) 6 4	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	<i>T</i> _j Fig 6. Forward trai drain curren	= 25 °C; V _{DS}	= 15V nce as a llues		
0 Fig 5. In fu R _{DSon} (mΩ) 6 4 4	$V_{DS} = 0V; f = 1M$	V _{GS} (V) I <i>Hz</i> capacitances as a oltage; typical values	Tig 6. Forward trandram current 100 Ib (A) 60 40 20	= 25 °C; V _{DS}	= 15V		
⁵ ig 5. In fu ⁸ ⁸ (mΩ) 6 4	$V_{DS} = 0V; f = 1M$	V _{GS} (V) 1Hz capacitances as a bltage; typical values 003aad402	<i>T</i> _j Fig 6. Forward trai drain curren	= 25 °C; V _{DS}	$T_j = 25V$		
⁵ ig 5. In fu ⁸ ^R _{DSon} (mΩ) 6 4 - 2 -	$V_{DS} = 0V; f = 1M$	V _{GS} (V) <i>IHz</i> capacitances as a <u>oltage; typical values</u> 003aad402 003aad402 003aad402 8 V _{GS} (V) ¹⁰	Tig 6. Forward train drain current 100 100 Ib 100 (A) 100 60 100 40 100 20 100 0 100	$= 25 °C; V_{DS}$ nsconducta it; typical va $T_j = 175 °C$	$T_{j} = 25$	a functio	
⁵ ig 5. In fu ⁸ ^R _{DSon} (mΩ) 6 4 - 2 -	$V_{DS} = 0V; f = 1M$	V _{GS} (V) <i>IHz</i> capacitances as a <u>oltage; typical values</u> 003aad402 003aad402 003aad402 8 V _{GS} (V) ¹⁰	Tig 6. Forward train drain current 100 100 Ib 100 (A) 100 60 100 40 100 20 100 0 100	= $25 ^{\circ}C; V_{DS}$ nsconducta ht; typical va	$T_{j} = 25$		

Conditions


Table 7. Characteristics ... continued Parameter

PSMN1R8-30BL

Product data sheet

PSMN1R8-30BL


N-channel 30 V, 1.8 m Ω logic level MOSFET in D2PAK



Rev. 1 — 22 March 2012

PSMN1R8-30BL

N-channel 30 V, 1.8 m Ω logic level MOSFET in D2PAK




PSMN1R8-30BL Product data sheet

All information provided in this document is subject to legal disclaimers. Rev. 1 — 22 March 2012

© NXP B.V. 2012. All rights reserved. 9 of 15

PSMN1R8-30BL

N-channel 30 V, 1.8 m Ω logic level MOSFET in D2PAK



PSMN1R8-30BL Product data sheet

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

8. Package outline




Fig 18. Package outline SOT404 (D2PAK)

PSMN1R8-30BL	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2012. All rights reserved.
Product data sheet	Rev. 1 — 22 March 2012	11 of 15

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

9. Revision history

Table 8. Revision h	Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
PSMN1R8-30BL v.1	20120322	Product data sheet	-	-	

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

10. Legal information

10.1 Data sheet status

Document status[1] [2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL<u>http://www.nxp.com</u>.

10.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

10.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Product data sheet

PSMN1R8-30BL

All information provided in this document is subject to legal disclaimers. Rev. 1 — 22 March 2012

N-channel 30 V, 1.8 mΩ logic level MOSFET in D2PAK

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at<u>http://www.nxp.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to:salesaddresses@nxp.com

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, G reenChip, HiPerSmart, HITAG, J²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation.

N-channel 30 V, 1.8 m Ω logic level MOSFET in D2PAK

12. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Marking2
5	Limiting values3
6	Thermal characteristics5
7	Characteristics6
8	Package outline11
9	Revision history12
10	Legal information13
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks14
11	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 March 2012 Document identifier: PSMN1R8-30BL