


Vishay Siliconix

COMPLIANT

## **D Series Power MOSFET**

PRODUCT SUMMA	RY		
V <sub>DS</sub> (V) at T <sub>J</sub> max.	450	)	
R <sub>DS(on)</sub> max. at 25 °C (Ω)	V <sub>GS</sub> = 10 V	1.0	
Q <sub>g</sub> max. (nC)	18		
Q <sub>gs</sub> (nC)	3		
Q <sub>gd</sub> (nC)	4		
Configuration	Single		



#### **FEATURES**

- Optimal Design
  - Low Area Specific On-Resistance
  - Low Input Capacitance (Ciss)
  - Reduced Capacitive Switching Losses
  - High Body Diode Ruggedness
  - Avalanche Energy Rated (UIS)
- · Optimal Efficiency and Operation
  - Low Cost
  - Simple Gate Drive Circuitry
  - Low Figure-of-Merit (FOM): Ron x Qg
  - Fast Switching
- Compliant to RoHS Directive 2011/65/EU

#### Note

\* Pb containing terminations are not RoHS compliant, exemptions may apply

#### **APPLICATIONS**

- Consumer Electronics
  - Displays (LCD or Plasma TV)
- Server and Telecom Power Supplies
  - SMPS
- Industrial
  - Welding
  - Induction Heating
  - Motor Drives
- Battery Chargers

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	SiHF6N40D-E3

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			$V_{DS}$	400		
Gate-Source Voltage		.,	± 30	V		
Gate-Source Voltage AC (f > 1 Hz)	V <sub>GS</sub> 30					
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>e</sup>	\/ at 10 \/	T <sub>C</sub> = 25 °C T <sub>C</sub> = 100 °C	1_	6		
Continuous Drain Current (1) = 150 C)	VGS at 10 V	T <sub>C</sub> = 100 °C	l <sub>D</sub>	4	Α	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	13		
Linear Derating Factor				0.24	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	104	mJ		
Maximum Power Dissipation		P <sub>D</sub>	30	W		
Operating Junction and Storage Temperature Rar	nge		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Drain-Source Voltage Slope	$T_{J} = 1$	125 °C	dV/dt	24	\//na	
Reverse Diode dV/dt <sup>d</sup>			av/at	0.48	V/ns	
Soldering Recommendations (Peak Temperature) for 10 s			300°	°C		

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 2.3 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 9.5 A.
- c. 1.6 mm from case.
- d.  $I_{SD} \le I_D$ , starting  $T_J = 25$  °C.
- e. Limited by maximum junction temperature.

S12-0687-Rev. A, 02-Apr-12 **1** Document Number: 91501



# Vishay Siliconix

THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	65	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	4.1	C/VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				•			
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> :	= 0 V, I <sub>D</sub> = 250 μA	400	_	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I <sub>D</sub> = 250 μA	-	0.53		V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3	-	5	V
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 320 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125 \text{ °C}$		-	1 10	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 3 A	-	0.85	1.0	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub>	= 50 V, I <sub>D</sub> = 3 A		1.7		S
Dynamic					l	L	ı
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V},$ $V_{DS} = 100 \text{ V},$ f = 1  MHz		-	311	-	pF
Output Capacitance	C <sub>oss</sub>			-	38	-	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	7	-	
Effective output capacitance, energy related <sup>a</sup>	C <sub>o(er)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 V to 320 V		-	44	-	
Effective output capacitance, time related <sup>b</sup>	C <sub>o(tr)</sub>			-	54	-	
Total Gate Charge	Qg			-	9	18	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 3 A, V_{DS} = 320 V$	-	3	-	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	4	-	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = 400 \text{ V}, I_{D} = 3 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{g} = 9.1 \Omega$		-	12	24	no
Rise Time	t <sub>r</sub>			-	11	22	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	14	28	ns
Fall Time	t <sub>f</sub>			-	8	16	<u>l                                    </u>
Gate Input Resistance	$R_g$	f = 1 MHz, open drain		-	1.9	-	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	6	_
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	24	A
Diode Forward Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 3 A, V <sub>GS</sub> = 0 V		-	-	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 \text{ °C}, I_F = I_S = 3 \text{ A},$ $dI/dt = 100 \text{ A/}\mu\text{s}, V_R = 20 \text{ V}$		-	236	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>			-	1.1	-	μC
Reverse Recovery Current	I <sub>RRM</sub>			-	9	-	Α

#### Notes

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ .

b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ .



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Temperature vs. Drain-to-Source Voltage




Fig. 11 - Normalized Thermal Transient Impedance, Junction-to-Case






Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit








Fig. 18 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91501">www.vishay.com/ppg?91501</a>.





## **TO-220 FULLPAK (HIGH VOLTAGE)**





	MILLIF	METERS	INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
С	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
E	10.360	10.630	0.408	0.419
е	2.54	BSC	0.100 BSC	
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
ØΡ	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
V	0.400	0.500	0.016	0.020

ECN: X09-0126-Rev. B, 26-Oct-09 DWG: 5972

- To be used only for process drawing.
  These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads.
  All critical dimensions should C meet C<sub>pk</sub> > 1.33.
- 4. All dimensions include burrs and plating thickness.
- 5. No chipping or package damage.

Document Number: 91359 Revision: 26-Oct-09

www.vishay.com



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.