

Applications

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and di/dt Capability
- Lead-Free
- RoHS Compliant containing no Lead, no Bromide, and no Halogen

Ordering Information

Base Part Number	Package Type	Standard Pack		Complete Part Number
		Form	Quantity	
IRFS7440PbF	D2-Pak	Tube	50	IRFS7440PbF
IRFS7440PbF	D2-Pak	Tape and Reel Left	800	IRFS7440TRLPbF
IRFSL7440PbF	TO-262	Tube	50	IRFSL7440PbF





Fig 1. Typical On-Resistance vs. Gate Voltage

Strong**IR**FET™


IRFS7440PbF

IRFSL7440PbF

HEXFET® Power MOSFET



V _{DSS}	40V
R _{DS(on)} typ. max.	2.0mΩ
	2.5mΩ
I _D	208A①
I _D (Package Limited)	120A



G	D	S
Gate	Drain	Source




Fig 2. Maximum Drain Current vs. Case Temperature

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	208 ^①	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	147 ^①	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Wire Bond Limited)	120	
I_{DM}	Pulsed Drain Current ^②	772	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	208	W
	Linear Derating Factor	1.4	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
T_J	Operating Junction and	-55 to $+175$	
T_{STG}	Storage Temperature Range		$^\circ C$
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Avalanche Characteristics

E_{AS} (Thermally limited)	Single Pulse Avalanche Energy ^③	238	mJ
E_{AS} (tested)	Single Pulse Avalanche Energy Tested Value ^⑨	298	
I_{AR}	Avalanche Current ^②	See Fig. 14, 15, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ^②		mJ

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ^⑩	—	0.72	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount)	—	40	

Static @ $T_J = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.035	—	V/ $^\circ C$	Reference to $25^\circ C, I_D = 5.0mA$ ^②
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	2.0	2.5	$m\Omega$	$V_{GS} = 10V, I_D = 100A$ ^⑤
		—	3.0	—	$m\Omega$	$V_{GS} = 6.0V, I_D = 50A$ ^⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}, I_D = 100\mu A$
I_{DS}	Drain-to-Source Leakage Current	—	—	1.0	μA	$V_{DS} = 40V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ C$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
R_G	Internal Gate Resistance	—	2.6	—	Ω	

Notes:







- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting $T_J = 25^\circ C$, $L = 0.048mH$, $R_G = 50\Omega$, $I_{AS} = 100A$, $V_{GS} = 10V$.
- ④ $I_{SD} \leq 100A$, $di/dt \leq 1330A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^\circ C$.
- ⑤ Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.
- ⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑧ R_θ is measured at T_J approximately $90^\circ C$.
- ⑨ This value determined from sample failure population, starting $T_J = 25^\circ C$, $L = 0.048mH$, $R_G = 50\Omega$, $I_{AS} = 100A$, $V_{GS} = 10V$.

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	88	—	—	S	$V_{DS} = 10\text{V}$, $I_D = 100\text{A}$
Q_g	Total Gate Charge	—	90	135	nC	$I_D = 100\text{A}$
Q_{gs}	Gate-to-Source Charge	—	23	—		$V_{DS} = 20\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	32	—		$V_{GS} = 10\text{V}$ ⑤
Q_{sync}	Total Gate Charge Sync. ($Q_g - Q_{gd}$)	—	58	—		$I_D = 100\text{A}$, $V_{DS} = 0\text{V}$, $V_{GS} = 10\text{V}$
$t_{d(on)}$	Turn-On Delay Time	—	24	—		$V_{DD} = 20\text{V}$
t_r	Rise Time	—	68	—		$I_D = 30\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	115	—		$R_G = 2.7\Omega$
t_f	Fall Time	—	68	—		$V_{GS} = 10\text{V}$ ⑤
C_{iss}	Input Capacitance	—	4730	—	pF	$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance	—	680	—		$V_{DS} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	460	—		$f = 1.0\text{ MHz}$
C_{oss} eff. (ER)	Effective Output Capacitance (Energy Related)	—	845	—		$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V}$ to 32V ⑦
C_{oss} eff. (TR)	Effective Output Capacitance (Time Related)	—	980	—		$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V}$ to 32V ⑥

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	193	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ②	—	—	772	A	
V_{SD}	Diode Forward Voltage	—	0.9	1.3	V	$T_J = 25^\circ\text{C}$, $I_S = 100\text{A}$, $V_{GS} = 0\text{V}$ ⑤
dv/dt	Peak Diode Recovery ④	—	6.8	—	V/ns	$T_J = 175^\circ\text{C}$, $I_S = 100\text{A}$, $V_{DS} = 40\text{V}$
t_{rr}	Reverse Recovery Time	—	24	—	ns	$T_J = 25^\circ\text{C}$ $V_R = 34\text{V}$,
		—	28	—		$T_J = 125^\circ\text{C}$ $I_F = 100\text{A}$
Q_{rr}	Reverse Recovery Charge	—	17	—	nC	$T_J = 25^\circ\text{C}$ $\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ⑤
		—	20	—		$T_J = 125^\circ\text{C}$
I_{RRM}	Reverse Recovery Current	—	1.3	—	A	$T_J = 25^\circ\text{C}$

**Fig 3.** Typical Output Characteristics**Fig 5.** Typical Transfer Characteristics**Fig 7.** Typical Capacitance vs. Drain-to-Source Voltage**Fig 4.** Typical Output Characteristics**Fig 6.** Normalized On-Resistance vs. Temperature**Fig 8.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 10. Maximum Safe Operating Area




Fig 11. Drain-to-Source Breakdown Voltage




Fig 12. Typical C_{OSS} Stored Energy







Fig 13. Typical On-Resistance vs. Drain Current

**Fig 14.** Maximum Effective Transient Thermal Impedance, Junction-to-Case**Fig 15.** Typical Avalanche Current vs.Pulsewidth**Fig 16.** Maximum Avalanche Energy vs. Temperature**Notes on Repetitive Avalanche Curves , Figures 14, 15:
(For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4. $P_D(\text{ave})$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = $t_{av} \cdot f$
- $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$P_D(\text{ave}) = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_D(\text{ave}) \cdot t_{av}$$




Fig. 17. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Recovery Current vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. di_f/dt




Fig. 21 - Typical Stored Charge vs. di_f/dt





Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs





Fig 22a. Unclamped Inductive Test Circuit

Fig 22b. Unclamped Inductive Waveforms





Fig 23a. Switching Time Test Circuit

Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit





Fig 24b. Gate Charge Waveform

D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
c	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	—	.270	—	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	—	.245	—	4
e	2.54	BSC	.100	BSC	
H	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	—	1.65	—	.066	
L2	1.27	1.78	—	.070	
L3	0.25	BSC	.010	BSC	
L4	4.78	5.28	.188	.208	

LEAD ASSIGNMENTS

HEXFET

- 1.— GATE
- 2, 4.— DRAIN
- 3.— SOURCE

IGBTs, CoPACK

- 1.— GATE
- 2, 4.— COLLECTOR
- 3.— Emitter

DIODES


- 1.— ANODE *
- 2, 4.— CATHODE
- 3.— ANODE

* PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
LOT CODE 8024
ASSEMBLED ON WW 02, 2000
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position
indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>
www.irf.com

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION: INCH.
7. OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y M B O L	DIMENSIONS				N O T E S	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	—	.270	—	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	—	.245	—	4	
e	2.54 BSC		.100	BSC		
L	13.46	14.10	.530	.555		
L1	—	1.65	—	.065	4	
L2	3.56	3.71	.140	.146		

LEAD ASSIGNMENTSHEXFET

1. GATE
2. DRAIN
3. SOURCE
4. DRAIN



IGBTs, CoPACK

1. GATE
2. COLLECTOR
3. Emitter
4. COLLECTOR

TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"

OR

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

D²Pak (TO-263AB) Tape & Reel Information Dimensions are shown in millimeters (inches)



Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Qualification information†

Qualification level	Industrial††	
	(per JEDEC JESD47F††† guidelines)	
Moisture Sensitivity Level	D2Pak	MSL1
	TO-262	(per JEDEC J-STD-020D†††) Not applicable
RoHS compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability/>

†† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: <http://www.irf.com/whoto-call/salesrep/>

††† Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.

International
IR Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 10/2012