# Ultra-Small, Adjustable Sequencing/Supervisory Circuits 

## General Description

The MAX6895-MAX6899 is a family of small, low-power, voltage-monitoring circuits with sequencing capability. These miniature devices offer tremendous flexibility with an adjustable threshold capable of monitoring down to 0.5 V and an external capacitor-adjustable time delay. These devices are ideal for use in power-supply sequencing, reset sequencing, and power-switching applications. Multiple devices can be cascaded for complex sequencing applications.
A high-impedance input with a 0.5 V threshold allows an external resistive divider to set the monitored threshold. The output asserts (OUT = high or OUT = low) when the input voltage rises above the 0.5 V threshold and the enable input is asserted $($ ENABLE $=$ high or $\mathrm{ENABLE}=$ low). When the voltage at the input falls below 0.5 V or when the enable input is deasserted (ENABLE = low or $\overline{\text { ENABLE }}=$ high), the output deasserts (OUT = low or $\overline{O U T}=$ high). All devices provide a capacitor-programmable delay time from when the input rises above 0.5 V to when the output is asserted. The MAX689_A versions provide the same capacitor-adjustable delay from when enable is asserted to when the output asserts. The MAX689_P devices have a $1 \mu \mathrm{~s}$ propagation delay from when enable is asserted to when the output asserts.
The MAX6895A/P offers an active-high enable input and an active-high push-pull output. The MAX6896A/P offers an active-low enable input and an active-low push-pull output. The MAX6897A/P offers an activehigh enable input and an active-high open-drain output. Finally, the MAX6898A/P offers an active-low enable input and an active-low open-drain output. The MAX6899A/P offers an active-low enable with an activehigh push-pull output.
All devices operate from a 1.5 V to 5.5 V supply voltage and are fully specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range. These devices are available in ultra-small 6 -pin $\mu \mathrm{DFN}$ ( $1.0 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ ) and thin SOT23 ( $1.60 \mathrm{~mm} \times 2.90 \mathrm{~mm}$ ) packages.

|  | Applications |
| :--- | :--- |
| Automotive | Computers/Servers |
| Medical Equipment | Critical $\mu$ P Monitoring |
| Intelligent Instruments | Set-Top Boxes |
| Portable Equipment | Telecom |

Typical Operating Circuit and Selector Guide appear at end of data sheet.

Features

- 1.8\% Accurate Adjustable Threshold Over Temperature
- Operate from Vcc of 1.5 V to 5.5 V
- Capacitor-Adjustable Delay
- Active-High/-Low Enable Input Options
- Active-High/-Low Output Options
- Open-Drain (28V Tolerant)/Push-Pull Output Options
- Low Supply Current ( $10 \mu \mathrm{~A}$, typ)
- Fully Specified from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Ultra-Small 6-Pin $\mu$ DFN Package or Thin SOT23 Package

Ordering Information

| PART | PIN-PACKAGE | TOP MARK |
| :--- | :--- | :---: |
| MAX6895AALT+ | $6 \mu$ DFN | +AW |
| MAX6895AAZT + | 6 Thin SOT23 | +AADK |
| MAX6895PALT+T | $6 \mu$ DFN | +AX |
| MAX6895PAZT+ | 6 Thin SOT23 | +AADL |
| MAX6896AALT+ | $6 \mu$ DFN | +AY |
| MAX6896AAZT + | 6 Thin SOT23 | +AADO |
| MAX6896AAZT/N+T | 6 Thin SOT23 | +AATA |
| MAX6896PALT+T | $6 \mu$ DFN | +AZ |
| MAX6896PAZT + | 6 Thin SOT23 | +AADP |
| MAX6896PAZT/N+T | 6 Thin SOT23 |  |

Ordering Information continued at end of data sheet.
Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.
$T=$ Tape and reel.
Pin Configurations


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits

\author{

ABSOLUTE MAXIMUM RATINGS <br> | 相 | V to +6 V |
| :---: | :---: |
| OUT, OUT (push-pull) | -0.3V to (VCC + 0.3V) |
| OUT, OUT (open-drain) | ..-0.3V to +30V |
| CDELAY | 0.3 V to ( V cc +0.3 V ) |
| Output Current (all pins) | $\pm 20 \mathrm{~mA}$ |
| Continuous Power Dissipati |  |
| $6-$ Pin $\mu$ DFN (derate 2.1 mV | $\left.0^{\circ} \mathrm{C}\right) . . . . . . . . .167 .7 \mathrm{~mW}$ |
| 6 -Pin Thin SOT23 (derate 9 | $\left.\mathrm{ve}+70^{\circ} \mathrm{C}\right) \ldots . .727 .3 \mathrm{~mW}$ |

| Operating Temperature Range | . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature Range | - $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) | $+260^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

$\mu$ DFN
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ )............... $477^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{J} C}$ ).
$122^{\circ} \mathrm{C} / \mathrm{W}$

Thin SOT23
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ )................ $110^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta \mathrm{Jc}$ )...................... $50^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four layer board. For detailed information on package thermal considerations refer to www.maxim-ic.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=1.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified. Typical values are at $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| Operating Voltage Range | VCC |  | 1.5 |  | 5.5 | V |
| Undervoltage Lockout (Note 3) | UVLO | $V_{C C}$ falling | 1.20 |  | 1.35 | V |
| VCC Supply Current | ICC | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, no load |  | 10 | 20 | $\mu \mathrm{A}$ |
| IN |  |  |  |  |  |  |
| Threshold Voltage | $\mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{IN}}$ rising, 1.5V $<\mathrm{V}_{\mathrm{CC}}<5.5 \mathrm{~V}$ | 0.491 | 0.5 | 0.509 | V |
| Hysteresis | VHYST | $\mathrm{V}_{\text {IN }}$ falling |  | 5 |  | mV |
| Input Current (Note 4) | IIN | VIN $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$ | -15 |  | +15 | nA |
| CDELAY |  |  |  |  |  |  |
| Delay Charge Current | $I_{C D}$ |  | 200 | 250 | 300 | nA |
| Delay Threshold | $V_{\text {TCD }}$ | CDELAY rising | 0.95 | 1.00 | 1.05 | V |
| CDELAY Pulldown Resistance | RCDELAY |  |  | 130 | 500 | $\Omega$ |
| ENABLE/ENABLE |  |  |  |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.4 | V |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ |  | 1.4 |  |  | V |
| Input Leakage Current | ILEAK | ENABLE, $\overline{\text { ENABLE }}=\mathrm{V}_{\mathrm{Cc}}$ or GND | -100 |  | +100 | nA |

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=1.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified. Typical values are at $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)


Note 2: All devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over temperature are guaranteed by design.
Note 3: When Vcc falls below the UVLO threshold, the outputs will deassert (OUT goes low, OUT goes high). When Vcc falls below 1.2 V , the out annot be determined.

Note 4: Guaranteed by design.
Note 5: During the initial power-up, $\mathrm{V}_{\mathrm{CC}}$ must exceed 1.5 V for at least 2 ms before the output is guaranteed to be in the correct state.

## Ultra-Small, Adjustable <br> Sequencing/Supervisory Circuits

$\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}\right.$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)
Typical Operating Characteristics
 4 $\qquad$

# Ultra-Small, Adjustable Sequencing/Supervisory Circuits 

Pin Description

| PIN |  |  |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX6895/ MAX6897 |  | MAX6896/ MAX6898 |  | MAX6899 |  |  |  |
| $\mu \mathrm{DFN}$ | $\begin{aligned} & \text { THIN } \\ & \text { SOT23 } \end{aligned}$ | $\mu \mathrm{DFN}$ | $\begin{aligned} & \text { THIN } \\ & \text { SOT23 } \end{aligned}$ | $\mu \mathrm{DFN}$ | $\begin{aligned} & \text { THIN } \\ & \text { SOT23 } \end{aligned}$ |  |  |
| 1 | 1 | - | - | - | - | ENABLE | Active-High Logic-Enable Input. Drive ENABLE low to immediately deassert the output to its false state (OUT = low or $\overline{\mathrm{OUT}}=$ high) independent of $\mathrm{V}_{\mathrm{IN}}$. With $\mathrm{V}_{\mathrm{IN}}$ above $\mathrm{V}_{\mathrm{TH}}$, drive ENABLE high to assert the output to its true state (OUT = high or $\overline{\text { OUT }}=$ low) after the adjustable delay period (MAX689_A) or a 150ns propagation delay (MAX689_P). |
| - | - | 1 | 1 | 1 | 1 | ENABLE | Active-Low Logic-Enable Input. Drive ENABLE high to immediately deassert the output to its false state (OUT = low or $\overline{\mathrm{OUT}}=$ high) independent of $\mathrm{V}_{\mathrm{IN}}$. With $\mathrm{V}_{\mathrm{IN}}$ above $\mathrm{V}_{\mathrm{TH}}$, drive ENABLE low to assert the output to its true state (OUT = high or $\overline{\mathrm{OUT}}=$ low) after the adjustable delay period (MAX689_A) or a 150ns propagation delay (MAX689_P). |
| 2 | 2 | 2 | 2 | 2 | 2 | GND | Ground |
| 3 | 3 | 3 | 3 | 3 | 3 | IN | High-Impedance Monitor Input. Connect IN to an external resistive divider to set the desired monitored threshold. The output changes state when $\mathrm{V}_{\mathrm{IN}}$ rises above 0.5 V and when $\mathrm{V}_{\mathbb{N}}$ falls below 0.495 V . |
| 4 | 4 | - | - | 4 | 4 | OUT | Active-High Sequencer/Monitor Output, Push-Pull (MAX6895/MAX6899) or Open-Drain (MAX6897). OUT is asserted to its true state (OUT = high) when $\mathrm{V}_{\mathrm{IN}}$ is above $\mathrm{V}_{\mathrm{TH}}$ and the enable input is in its true state (ENABLE = high or $\overline{\mathrm{ENABLE}}=\mathrm{low}$ ) for the capacitor-adjusted delay period. OUT is deasserted to its false state (OUT = low) immediately after $\mathrm{V}_{\mathrm{IN}}$ drops below $\mathrm{V}_{\mathrm{TH}}-5 \mathrm{mV}$ or the enable input is in its false state (ENABLE = low or ENABLE $=$ high). The open-drain version requires an external pullup resistor. |
| - | - | 4 | 4 | - | - | OUT | Active-Low Sequencer/Monitor Output, Push-Pull (MAX6896) or Open-Drain (MAX6898). OUT is asserted to its true state ( $\overline{\text { OUT }}=$ low) when $\mathrm{V}_{\mathbb{N}}$ is above $\mathrm{V}_{\mathrm{TH}}$ and the enable input is in its true state (ENABLE $=$ high or $\overline{E N A B L E}=l o w$ ) after the CDELAY adjusted timeout period. OUT is deasserted to its false state ( $\overline{\mathrm{OUT}}=$ high) immediately after $\mathrm{V}_{\text {IN }}$ drops below $\mathrm{V}_{\text {TH }}-5 \mathrm{mV}$ or the enable input is in its false state (ENABLE = low or ENABLE $=$ high). The opendrain version requires an external pullup resistor. |
| 5 | 6 | 5 | 6 | 5 | 6 | CDELAY | Capacitor-Adjustable Delay. Connect an external capacitor (CcdeLay) from CDELAY to GND to set the IN to OUT (and ENABLE to OUT or ENABLE to OUT for A version devices) delay period. tDELAY $=\left(\right.$ CCDELAY $\left.\times 4.0 \times 10^{6}\right)+40 \mu \mathrm{~s}$. There is a fixed short delay (40us, typ) for the output deasserting when $\mathrm{V}_{\mathrm{IN}}$ falls below $\mathrm{V}_{\mathrm{TH}}$. |
| 6 | 5 | 6 | 5 | 6 | 5 | VCC | Supply Voltage Input. Connect a 1.5 V to 5.5 V supply to $\mathrm{V}_{\mathrm{CC}}$ to power the device. For noisy systems, bypass with a $0.1 \mu \mathrm{~F}$ ceramic capacitor to GND. |

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits



Figure 1. MAX6895/MAX6899 Functional Diagram

## Detailed Description

The MAX6895-MAX6899 is a family of ultra-small, lowpower, sequencing/supervisory circuits. These devices provide adjustable voltage monitoring for inputs down to 0.5 V . They are ideal for use in power-supply sequencing, reset sequencing, and power-switching applications. Multiple devices can be cascaded for complex sequencing applications.
Voltage monitoring is performed through a high-impedance input (IN) with an internally fixed 0.5 V threshold. When the voltage at IN falls below 0.5 V or when the enable input is deasserted (ENABLE $=$ low or $\overline{\text { ENABLE }}=$ high), the output deasserts (OUT goes low or OUT goes high). When VIN rises above 0.5 V and the enable input is asserted (ENABLE $=$ high or ENABLE $=$ low), the output asserts (OUT goes high or OUT goes low) after a capaci-tor-programmable time delay.
With $\mathrm{V}_{\mathrm{IN}}$ above 0.5 V , the enable input can be used to turn the output on or off. After the enable input is asserted, the output turns on with a capacitor-programmable delay period (A version) or with a 150ns propagation delay (P version). Tables 1, 2, and 3 detail the output state depending on the various input and enable conditions.

Table 1. MAX6895/MAX6897 Output

| IN | ENABLE | OUT |
| :---: | :---: | :--- |
| $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {TH }}$ | Low | Low |
| $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {TH }}$ | High | Low |
| $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {TH }}$ | Low | Low |
| $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {TH }}$ | High | OUT $=\mathrm{V}_{\mathrm{CC}}(\mathrm{MAX6895})$ |
|  |  | OUT $=$ high impedance <br> $(M A X 6897)$ |

Table 2. MAX6896/MAX6898 Output

| IN | ENABLE | $\overline{\text { OUT }}$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {TH }}$ | Low | $\overline{\text { OUT }}$ = VCC (MAX6896) |
|  |  | $\overline{\mathrm{OUT}}=$ high impedance (MAX6898) |
| $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {TH }}$ | High | $\overline{\text { OUT }}$ = VCC (MAX6896) |
|  |  | $\overline{\mathrm{OUT}}=$ high impedance (MAX6898) |
| $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {TH }}$ | Low | Low |
| $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {TH }}$ | High | $\overline{\text { OUT }}$ = VCC (MAX6896) |
|  |  | $\overline{\mathrm{OUT}}=$ high impedance (MAX6898) |

Table 3. MAX6899 Output

| IN | ENABLE | OUT |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {TH }}$ | Low | Low |
| $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {TH }}$ | High | Low |
| $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {TH }}$ | Low | High |
| $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {TH }}$ | High | Low |

Supply Input (Vcc)
The device operates with a $\mathrm{V}_{\mathrm{cc}}$ supply voltage from 1.5 V to 5.5 V . To maintain a $1.8 \%$ accurate threshold, $V_{C C}$ must be above 1.5 V . When $\mathrm{V}_{C C}$ falls below the UVLO threshold, the output deasserts. When VCC falls below 1.2 V the output state cannot be determined. For noisy systems, connect a $0.1 \mu \mathrm{~F}$ ceramic capacitor from $V_{C C}$ to GND as close to the device as possible. For the push-pull active-high output option, a $100 \mathrm{k} \Omega$ external pulldown resistor to ground ensures the correct logic state for $V_{C C}$ down to 0 .

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits

Monitor Input (IN)
Connect the center point of a resistive divider to IN to monitor external voltages (see R1 and R2 of the Typical Operating Circuit). IN has a rising threshold of $\mathrm{V}_{\mathrm{TH}}=$ 0.5 V and a falling threshold of 0.495 V ( 5 mV hysteresis). When VIN rises above $\mathrm{V}_{\text {TH }}$ and ENABLE is high (or ENABLE is low) OUT goes high (OUT goes low) after the programmed tDELAY period. When VIN falls below 0.495 V , OUT goes low (OUT goes high) after a $16 \mu \mathrm{~s}$ delay. IN has a maximum input current of 15 nA so large-value resistors are permitted without adding significant error to the resistive divider.

Adjustable Delay (CDELAY)
When $\mathrm{V}^{\prime}$ rises above $\mathrm{V}_{\mathrm{TH}}$ with ENABLE high (ENABLE low), the internal 250nA current source begins charging an external capacitor connected from CDELAY to GND. When the voltage at CDELAY reaches 1 V , the output
asserts (OUT goes high or OUT goes low). When the output asserts, CCDELAY is immediately discharged. Adjust the delay (tDELAY) from when VIN rises above VTH (with ENABLE high or ENABLE low) to OUT going high (OUT going low) according to the equation:

$$
\text { tDELAY }=\text { CCDELAY } \times 4.0 \times 10^{6}+40 \mu \mathrm{~s}
$$

where CCDELAY is the external capacitor from CDELAY to GND.
For adjustable delay devices (A version), when VIN $>$ 0.5 V and ENABLE goes from low to high (ENABLE goes from high to low) the output asserts after a tDELAY period. For nonadjustable delay devices ( P version) there is a $1 \mu \mathrm{~s}$ propagation delay from when the enable input is asserted to when the output asserts. Figures 2 through 5 show the timing diagrams for the adjustable and fixed delay versions, respectively.


Figure 2. MAX6895A/MAX6897A Timing Diagram

## Ultra-Small, Adjustable <br> Sequencing/Supervisory Circuits


Figure 3. MAX6896A/MAX6898A Timing Diagram


Figure 4. MAX6895P/MAX6897P Timing Diagram

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits



Figure 5. MAX6896P/MAX6898P Timing Diagram


Figure 6. MAX6899A Timing Diagram

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits



Figure 7. MAX6899P Timing Diagram

Enable Input (ENABLE or ENABLE)
The MAX6895/MAX6897 offer an active-high enable input (ENABLE), while the MAX6896/MAX6898/MAX6899 offer an active-low enable input (ENABLE). With VIN above $V_{T H}$, drive ENABLE high (ENABLE low) to force OUT high (OUT low) after the adjustable delay time (A versions). For P version devices, when $\mathrm{VIN}>0.5 \mathrm{~V}$ and enable is asserted, the output asserts after typically 150 ns.
The enable input has logic-high and logic-low voltage thresholds of 1.4 V and 0.4 V , respectively. For both versions, when VIN $>0.5 \mathrm{~V}$, drive ENABLE low (ENABLE high) to force OUT low (OUT high) within 150ns typ.

## Output (OUT or OUT)

The MAX6895/MAX6899 offer an active-high, push-pull output (OUT), and the MAX6896 offers an active-low push-pull output (OUT). The MAX6897 offers an activehigh open-drain output (OUT), and the MAX6898 offers an active-low open-drain output (OUT).
Push-pull output devices are referenced to $\mathrm{V}_{\mathrm{C}}$. Opendrain outputs can be pulled up to 28 V .

## Applications Information

## Input Threshold

The MAX6895-MAX6899 monitor the voltage on $\operatorname{IN}$ with an external resistive divider (see R1 and R2 in the Typical Operating Circuit). Connect R1 and R2 as close to IN as possible. R1 and R2 can have very high values to minimize current consumption due to low IN leakage currents ( $\pm 15 \mathrm{nA}$ max). Set R2 to some conveniently high value ( $1 \mathrm{M} \Omega$, for example) and calculate R1 based on the desired monitored voltage using the following formula:

$$
R 1=R 2 \times\left[\frac{V_{\text {MONITOR }}}{V_{I N}}-1\right]
$$

where $\mathrm{V}_{\text {MONITOR }}$ is the desired monitored voltage and $\mathrm{V}_{\mathrm{IN}}$ is the detector input threshold ( 0.5 V ).

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits

## Pullup Resistor Values <br> (MAX6897/MAX6898)

The exact value of the pullup resistors for the opendrain outputs is not critical, but some consideration should be made to ensure the proper logic levels when the device is sinking current. For example, if $\mathrm{V}_{\mathrm{CC}}=$ 2.25 V and the pullup voltage is 28 V , you would try to keep the sink current less than 0.5 mA as shown in the Electrical Characteristics table. As a result, the pullup resistor should be greater than $56 \mathrm{k} \Omega$. For a 12 V pullup, the resistor should be larger than $24 \mathrm{k} \Omega$. It should be noted that the ability to sink current is dependent on the VCC supply voltage.

Typical Application Circuits
Figures 8, 9, 10 show typical applications for the MAX6895-MAX6899. Figure 8 shows the MAX6895
used with a p-channel MOSFET in an overvoltage protection circuit. Figure 9 shows the MAX6895 in a lowvoltage sequencing application using an n-channel MOSFET. Figure 10 shows the MAX6895 used in a mul-tiple-output sequencing application.

## Using an n-Channel Device for Sequencing

In higher power applications, using an n-channel device reduces the loss across the MOSFETs as it offers a lower drain-to-source on-resistance. However, an nchannel MOSFET requires a sufficient $\mathrm{V}_{G}$ g voltage to fully enhance it for a low RDS_ON. The application in Figure 9 shows the MAX6895 in a switch sequencing application using an n-channel MOSFET.
Similarly, if a higher voltage is present in the system, the open-drain version can be used in the same manner.

Figure 9. Low-Voltage Sequencing Using an n-Channel MOSFET


Figure 8. Overvoltage Protection


## Ultra-Small, Adjustable <br> Sequencing/Supervisory Circuits



Figure 10. Multiple-Output Sequencing

# Ultra-Small, Adjustable Sequencing/Supervisory Circuits 

Selector Guide

| PART | ENABLE INPUT | OUTPUT | INPUT (IN) DELAY | ENABLE DELAY |
| :---: | :---: | :---: | :---: | :---: |
| MAX6895AALT+T | Active-High | Active-High, Push-Pull | Capacitor Adjustable | Capacitor Adjustable |
| MAX6895AAZT+T | Active-High | Active-High, Push-Pull | Capacitor Adjustable | Capacitor Adjustable |
| MAX6895PALT+T | Active-High | Active-High, Push-Pull | Capacitor Adjustable | 150ns Delay |
| MAX6895PAZT+T | Active-High | Active-High, Push-Pull | Capacitor Adjustable | 150ns Delay |
| MAX6896AALT+T | Active-Low | Active-Low, Push-Pull | Capacitor Adjustable | Capacitor Adjustable |
| MAX6896AAZT+T | Active-Low | Active-Low, Push-Pull | Capacitor Adjustable | Capacitor Adjustable |
| MAX6896PALT+T | Active-Low | Active-Low, Push-Pull | Capacitor Adjustable | 150ns Delay |
| MAX6896PAZT+T | Active-Low | Active-Low, Push-Pull | Capacitor Adjustable | 150ns Delay |
| MAX6897AALT+T | Active-High | Active-High, Open-Drain | Capacitor Adjustable | Capacitor Adjustable |
| MAX6897AAZT+T | Active-High | Active-High, Open-Drain | Capacitor Adjustable | Capacitor Adjustable |
| MAX6897PALT+T | Active-High | Active-High, Open-Drain | Capacitor Adjustable | 150ns Delay |
| MAX6897PAZT+T | Active-High | Active-High, Open-Drain | Capacitor Adjustable | 150ns Delay |
| MAX6898AALT+T | Active-Low | Active-Low, Open-Drain | Capacitor Adjustable | Capacitor Adjustable |
| MAX6898AAZT+T | Active-Low | Active-Low, Open-Drain | Capacitor Adjustable | Capacitor Adjustable |
| MAX6898PALT+T | Active-Low | Active-Low, Open-Drain | Capacitor Adjustable | 150ns Delay |
| MAX6898PAZT+T | Active-Low | Active-Low, Open-Drain | Capacitor Adjustable | 150ns Delay |
| MAX6899AALT+T | Active-Low | Active-High, Push-Pull | Capacitor Adjustable | Capacitor Adjustable |
| MAX6899AAZT+T | Active-Low | Active-High, Push-Pull | Capacitor Adjustable | Capacitor Adjustable |
| MAX6899PALT+T | Active-Low | Active-High, Push-Pull | Capacitor Adjustable | 150ns Delay |
| MAX6899PAZT+T | Active-Low | Active-High, Push-Pull | Capacitor Adjustable | 150ns Delay |

Ordering Information (continued)

| PART | PIN-PACKAGE | TOP MARK |
| :---: | :---: | :---: |
| MAX6897AALT+ | $6 \mu \mathrm{DFN}$ | +BA |
| MAX6897AAZT+ | 6 Thin SOT23 | +AADQ |
| MAX6897PALT+T | $6 \mu \mathrm{DFN}$ | +BB |
| MAX6897PAZT+ | 6 Thin SOT23 | +AADR |
| MAX6898AALT+ | $6 \mu \mathrm{DFN}$ | +BD |
| MAX6898AAZT+ | 6 Thin SOT23 | +AADS |
| MAX6898PALT+T | $6 \mu \mathrm{DFN}$ | +BC |
| MAX6898PAZT+ | 6 Thin SOT23 | +AADT |
| MAX6899AALT+ | $6 \mu \mathrm{DFN}$ | +LO |
| MAX6899AAZT+ | 6 Thin SOT23 | +AADM |
| MAX6899PALT+T | $6 \mu \mathrm{DFN}$ | +LP |
| MAX6899PAZT+ | 6 Thin SOT23 | +AADN |

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.
$T$ = Tape and reel.

Typical Operating Circuit


## Ultra-Small, Adjustable <br> Sequencing/Supervisory Circuits

Pin Configurations (continued)


## Chip Information

PROCESS: BiCMOS

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| $6 \mu \mathrm{DFN}$ | $\mathrm{L611+1}$ | $\underline{\mathbf{2 1 - 0 1 4 7}}$ | $\underline{\mathbf{9 0 - 0 0 8 0}}$ |
| 6 Thin SOT 23 | $\mathrm{Z} 6+1$ | $\underline{\mathbf{2 1 - 0 1 1 4}}$ | $\underline{\mathbf{9 0 - 0 2 4 2}}$ |

## Ultra-Small, Adjustable Sequencing/Supervisory Circuits

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 5 | $10 / 07$ | - | $1,13,18$ |
| 6 | $11 / 09$ | Corrected Absolute Maximum Ratings and made style corrections to Electrical <br> Characteristics and TOC8 and TOC9 | $2-5$ |
| 7 | $7 / 10$ | Revised Figures 3, 4, and 6. | $7-9$ |
| 8 | $7 / 11$ | Added automotive packages for MAX6896A and MAX6896P. Added top mark to <br> MAX6896AAZT/V+1 in Ordering Information. | 1 |

