
HIGH SPEED 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS




Features

- High-speed access
 - Commercial: 20/25/35/55ns (max.)
- Industrial: 25/55ns (max.)
- Low-power operation
 - IDT71321/IDT71421SA Active: 325mW (typ.) Standby: 5mW (typ.)
 - IDT71321/421LA
 - Active: 325mW (typ.)
 - Standby: 1mW (typ.)
- Two INT flags for port-to-port communications

Functional Block Diagram

 MASTER IDT71321 easily expands data bus width to 16-ormore-bits using SLAVE IDT71421

- On-chip port arbitration logic (IDT71321 only)
- BUSY output flag on IDT71321; BUSY input on IDT71421
- Fully asynchronous operation from either port
- Battery backup operation 2V data retention (LA only)
- TTL-compatible, single 5V ±10% power supply
- Available in 52-Pin PLCC, 64-Pin TQFP, and 64-Pin STQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information



NOTES:

- IDT71321 (MASTER): <u>BUSY</u> is open drain output and requires pullup resistor of 270Ω. IDT71421 (SLAVE): <u>BUSY</u> is input.
- 2. Open drain output: requires pullup resistor of 270Ω .

Description


The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port Static RAM or as a "MASTER" Dual-Port Static RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port Static RAM approach in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs, 64-pin TQFPs, and 64-pin STQFPs.



Industrial and Commercial Temperature Ranges

Capacitance⁽¹⁾

(TA = +25°C, f = 1.0MHz) TQFP Only

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|--------|--------------------|---------------------------|------|------|
| Cin | Input Capacitance | VIN = 3dV | 9 | pF |
| Соит | Output Capacitance | Vout = 3dV | 10 | pF |

NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended Operating Temperature and Supply Voltage^(1,2)

| Grade | Ambient Temperature | GND | Vcc |
|------------|------------------------|-----|-------------------|
| Commercial | nercial 0°C to +70°C | | 5.0V <u>+</u> 10% |
| Industrial | -40°C to +85°C | 0V | 5.0V <u>+</u> 10% |

NOTES:

2691 tbl 00

2691 tbl 01

is the narameter TA. This is the "instant on" case temporature

2691 tbl 02

1. This is the parameter TA. This is the "instant on" case temperature.

2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|----------------------|--------------------------------------------|----------------------------|------|
| Vterm ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V |
| Tbias | Temperature Under Bias | -55 to +125 | ٥C |
| Tstg | Storage Temperature | -65 to +150 | ٥C |
| Ιουτ | DC Output Current | 50 | mA |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|-------------|--------------------|---------------------|------|--------------------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | | 6.0 ⁽²⁾ | V |
| VIL | Input Low Voltage | -0.5 ⁽¹⁾ | | 0.8 | V |
| 2691 tbl 03 | | | | | |

NOTES:

2. VTERM must not exceed Vcc + 10%.

^{1.} VIL (min.) = -1.5V for pulse width less than 10ns.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,4) (Vcc = 5.0V ± 10%)

| | | | | | 7142 | 1X20 1X20 I Only | 7142 Co | 1X25 1X25 m'l Ind | |
|--------|-------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|-------|----------|-----------------------|------------------------|------------|----------------------------|-------------|
| Symbol | Parameter | Test Condition | Vers | ion | Тур. | Мах. | Тур. | Max. | Unit |
| lcc | Dynamic Operating Current (Both Ports Active) | \overline{CEL} and $\overline{CER} = VIL$, Outputs Disabled $f = fMAX^{(2)}$ | COM'L | SA LA | 110 110 | 250 200 | 110 110 | 220 170 | mA |
| | | | IND | SA LA | | | 110 110 | 270 220 | |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | \overline{CE}_{I} and $\overline{CE}_{R} = V_{IH}$ $f = f_{MAX}^{(2)}$ | COM'L | SA LA | 30 30 | 65 45 | 30 30 | 65 45 | mA |
| | Level inpuis) | | IND | SA LA | | | 30 30 | 75 55 | |
| ISB2 | Standby Current (One Port - TTL | $\overrightarrow{CE}_{A^*} = V_{IL} \text{ and } \overrightarrow{CE}_{B^*} = V_{H}^{(5)}$ Active Port Outputs Disabled, | COM'L | SA LA | 65 65 | 165 125 | 65 65 | 150 115 | mA |
| | Level Inputs) | f=fMAX ⁽²⁾ | IND | SA LA | | | 65 65 | 170 140 | |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | <u>CE</u> L and <u>CE</u> R ≥ Vcc - 0.2V, Vℕ > Vcc - 0.2V or | COM'L | SA LA | 1.0 0.2 | 15 5 | 1.0 0.2 | 15 5 | mA |
| | Civios Level inpuis) | $\frac{V_{IN} \ge V_{CC} - 0.2V}{V_{IN} \le 0.2V}, f = 0^{(3)}$ | IND | SA LA | | | 1.0 0.2 | 30 10 | |
| ISB4 | Full Standby Current (One Port - CMOS Level Inputs) | $\frac{\overline{CE}_{A^*}}{\overline{CE}_{B^*}} \le Vcc - 0.2V^{(5)}$ | COM'L | SA LA | 60 60 | 155 115 | 60 60 | 145 105 | mA |
| | Civids Level inputs) | $V_{IN} \ge \overline{V}_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(2)}$ | IND | SA LA | | _ | 60 60 | 165 130 | |
| | | I | 1 | | | | | 26 | 591 tbl 04a |
| | | | | | 7132 7142 Com'l | | 7142 | m'l | |
| Symbol | Parameter | Test Condition | Versi | ion | Тур. | Max. | Тур. | Max. | Unit |

| | | | | | Com' | l Only | | m'l Ind | |
|--------|-------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|------------|------------|------------|------------|------------|
| Symbol | Parameter | Test Condition | Vers | ion | Тур. | Мах. | Тур. | Max. | Unit |
| lcc | Dynamic Operating Current | \overline{CE}_{L} and $\overline{CE}_{R} = V_{IL}$, Outputs Disabled | COM'L | SA LA | 80 80 | 165 120 | 65 65 | 155 110 | mA |
| | (Both Ports Active) | $f = f_{MAX}^{(2)}$ | IND | SA LA | | | 65 65 | 190 140 | |
| ISB1 | Standby Current (Both Ports - TTL | \overline{CE}_{L} and $\overline{CE}_{R} = V_{H}$ f = f _{MAX} ²⁾ | COM'L | SA LA | 25 25 | 65 45 | 20 20 | 65 35 | mA |
| | Level Inputs) | | IND | SA LA | | | 20 20 | 70 50 | |
| ISB2 | (One Port - TTL Active Port Outputs Disabled, | | COM'L | SA LA | 50 50 | 125 90 | 40 40 | 110 75 | mA |
| | Level Inputs) | I=IMAX*' | IND | SA LA | | | 40 40 | 125 90 | |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | \overline{CE}_{L} and $\overline{CE}_{R} \ge Vcc - 0.2V$, Vm = Vcc = 0.2V | COM'L | SA LA | 1.0 0.2 | 15 4 | 1.0 0.2 | 15 4 | mA |
| | CIVIOS Level Inpuis) | $V_{IN} \ge \overline{V_{CC}} - 0.2V$ or $V_{IN} \le 0.2V$, f = 0 ⁽³⁾ | IND | SA LA | | | 1.0 0.2 | 30 10 | |
| ISB4 | Full Standby Current (One Port - | $\frac{\overline{CE}_{A^*}}{\overline{CE}_{B^*}} \leq 0.2V \text{ and} \\ \frac{VCc}{CE_{B^*}} > Vcc - 0.2V^{(5)} \\ \frac{Vcc}{CE_{B^*}} > 0.2V \text{ and} \\ \frac{Vcc}{CE_{B^*}} > 0.2V$ | COM'L | SA LA | 45 45 | 110 85 | 40 40 | 100 70 | mA |
| | CMOS Level Inputs) | $V_{IN} \ge \overline{V}_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ Active Port Outputs Disabled, $f = f_{MAx}^{(2)}$ | IND | SA LA | | | 40 40 | 110 85 | |
| | • | | • | | | | • | 26 | 91 tbl 04b |

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

2. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

4. Vcc = 5V, Ta=+25°C for Typ and is not production tested. Vcc pc = 100mA (Typ)

5. Port "A" may be either left or right port. Port "B" is opposite from port "A".

Downloaded from Elcodis.com electronic components distributor

IDT71321SA/LA and IDT71421SA/LA High Speed 2K x 8 Dual-Port Static RAM with Interrupts

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = $5.0V \pm 10\%$)

| | | | | 21SA 21SA | | 21LA 21LA | |
|--------|-----------------------------------------------------|-----------------------------------------------------|------|--------------|------|--------------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Мах. | Unit |
| LI | Input Leakage Current ⁽¹⁾ | Vcc = 5.5V, VIN = 0V to Vcc | | 10 | | 5 | μA |
| Ilo | Output Leakage Current ⁽¹⁾ | \overline{CE} = VIH, VOUT = 0V to VCC, VCC - 5.5V | ĺ | 10 | Í | 5 | μA |
| Vol | Output Low Voltage (I/Oo-I/O7) | Iol = 4mA | | 0.4 | | 0.4 | V |
| Vol | Open Drain O <u>utput</u> Low Voltage (BUSY/INT) | Iol = 16mA | | 0.5 | | 0.5 | V |
| Vон | Output High Voltage | Ioh = -4mA | 2.4 | _ | 2.4 | _ | V |

NOTE:

1. At Vcc \leq 2.0V leakages are undefined.

Data Retention Characteristics (LA Version Only)

| Symbol | Parameter | Test Condition | | Min. | Тур. ⁽¹⁾ | Мах. | Unit |
|---------------------|--------------------------------------|-------------------------------------------------|-------|--------------------|---------------------|------|------|
| Vdr | Vcc for Data Retention | | | 2.0 | _ | 0 | V |
| ICCDR | Data Retention Current | Vcc = 2.0V, CE > Vcc - 0.2V | COM'L | | 100 | 1500 | μA |
| | | $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ | IND | _ | 100 | 4000 | μA |
| tcdr ⁽³⁾ | Chip Deselect to Data Retention Time | | | 0 | | | ns |
| tR ⁽³⁾ | Operation Recovery Time | | | trc ⁽²⁾ | _ | | ns |


NOTES:

1. Vcc = 2V, TA = $+25^{\circ}$ C, and is not production tested.

2. t_{RC} = Read Cycle Time

3. This parameter is guaranteed but not production tested.

Data Retention Waveform



Industrial and Commercial Temperature Ranges

2691 tbl 05


2691 tbl 06

Industrial and Commercial Temperature Ranges

AC Test Conditions

| GND to 3.0V |
|-------------------|
| 5ns |
| 1.5V |
| 1.5V |
| Figures 1,2 and 3 |
| |

²⁶⁹¹ tbl 07







Figure 2. Output Test Load (for tHz, tLz, twz, and tow) * Including scope and jig.



2691 drw 05

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽²⁾

| | | 71321X20 71421X20 Com'l Only & Ind | | 1X25 m'l | | |
|--------------|------------------------------------------------|---------------------------------------------|------|-------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Мах. | Unit |
| READ CYCLE | | | | | | |
| tRC | Read Cycle Time | 20 | | 25 | | ns |
| taa | Address Access Time | | 20 | | 25 | ns |
| TACE | Chip Enable Access Time | | 20 | | 25 | ns |
| t AOE | Output Enable Access Time | | 11 | | 12 | ns |
| tон | Output Hold from Address Change | 3 | - | 3 | | ns |
| tLz | Output Low-Z Time ^(1,3) | 0 | | 0 | | ns |
| tHZ | Output High-Z Time ^(1,3) | | 10 | | 10 | ns |
| t₽U | Chip Enable to Power Up Time ⁽³⁾ | 0 | | 0 | | ns |
| tpd | Chip Disable to Power Down Time ⁽³⁾ | | 20 | | 25 | ns |

2691 tbl 08a

2691 tbl 08b

| | | | 71321X35 71421X35 Com'l Only | | 71321X55 71421X55 Com'l & Ind | |
|--------------|------------------------------------------------|------|------------------------------------|------|----------------------------------------|------|
| Symbol | Parameter | Min. | Мах. | Min. | Max. | Unit |
| READ CYCLE | | | | | | |
| tRC | Read Cycle Time | 35 | | 55 | | ns |
| taa | Address Access Time | | 35 | _ | 55 | ns |
| T ACE | Chip Enable Access Time | | 35 | _ | 55 | ns |
| taoe | Output Enable Access Time | _ | 20 | _ | 25 | ns |
| tон | Output Hold from Address Change | 3 | _ | 3 | | ns |
| ١LZ | Output Low-Z Time ^(1,3) | 0 | | 5 | | ns |
| tнz | Output High-Z Time ^(1,3) | - | 15 | _ | 25 | ns |
| t₽U | Chip Enable to Power Up Time ⁽³⁾ | 0 | | 0 | | ns |
| tPD | Chip Disable to Power Down Time ⁽³⁾ | | 35 | | 50 | ns |

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage Output Test Load (Figure 2).


2. 'X' in part numbers indicates power rating (SA or LA).

3. This parameter is guaranteed by device characterization, but is not production tested.

| | A/LA and IDT71421SA/LA I 2K x 8 Dual-Port Static RAM with Interrupts | Industrial and Commercial Temperature Ranges |
|---------|-------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Timing | Waveform of Read Cycle N | o. 1, Either Side ⁽¹⁾ |
| ADDRESS | | тон — |
| | PREVIOUS DATA VALID | DATA VALID |
| BUSYOUT | | (2,3) 2691 drw 06 |

NOTES:

- 1. $R\overline{W} = V_{H}$, $\overline{CE} = V_{IL}$, and is $\overline{OE} = V_{IL}$. Address is valid prior to the coincidental with \overline{CE} transition LOW.
- 2. tbbb delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last taoe, tace, taa, and tBDD.



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first, OE or CE.
- 3. $R\overline{W} = V_{H}$ and $\overline{OE} = V_{IL}$, and the address is valid prior to or coincidental with \overline{CE} transition LOW.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

Industrial and Commercial Temperature Ranges

AC Electrical Characteristics Over the Operating Temeprature and Supply Voltage Range⁽⁴⁾

| | | 7142 | 1X20 1X20 I Only | 71321X25 71421X25 Com'l & Ind | | | |
|------------|-------------------------------------------------|------|------------------------|----------------------------------------|------|------|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit | |
| WRITE CYCL | E | | | | | | |
| twc | Write Cycle Time ⁽²⁾ | 20 | - | 25 | - | ns | |
| tew | Chip Enable to End-of-Write | 15 | - | 20 | _ | ns | |
| taw | Address Valid to End-of-Write | 15 | 1 | 20 | | ns | |
| tas | Address Set-up Time | 0 | | 0 | | ns | |
| twp | Write Pulse Width ⁽³⁾ | 15 | - | 15 | | ns | |
| twr | Write Recovery Time | 0 | - | 0 | - | ns | |
| tow | Data Valid to End-of-Write | 10 | - | 12 | - | ns | |
| tнz | Output High-Z Time ⁽¹⁾ | _ | 10 | _ | 10 | ns | |
| tон | Data Hold Time | 0 | | 0 | | ns | |
| twz | Write Enable to Output in High-Z ⁽¹⁾ | | 10 | | 10 | ns | |
| tow | Output Active from End-of-Write ⁽¹⁾ | 0 | | 0 | | ns | |

2691 tbl 09a

| | | 7142 | 1X35 1X35 I Only | 7132 7142 Co & | | |
|-------------|-------------------------------------------------|------|------------------------|-------------------------|------|--------------|
| Symbol | Parameter | Min. | Max. | Min. | Мах. | Unit |
| WRITE CYCLE | - - | - | | | | |
| twc | Write Cycle Time ⁽²⁾ | 35 | _ | 55 | _ | ns |
| tew | Chip Enable to End-of-Write | 30 | - | 40 | | ns |
| taw | Address Valid to End-of-Write | 30 | - | 40 | | ns |
| tas | Address Set-up Time | 0 | - | 0 | | ns |
| twp | Write Pulse Width ⁽³⁾ | 25 | - | 30 | _ | ns |
| twr | Write Recovery Time | 0 | _ | 0 | | ns |
| tow | Data Valid to End-of-Write | 15 | - | 20 | | ns |
| tHZ | Output High-Z Time ⁽¹⁾ | - | 15 | _ | 25 | ns |
| tон | Data Hold Time | 0 | - | 0 | _ | ns |
| twz | Write Enable to Output in High-Z ⁽¹⁾ | | 15 | | 30 | ns |
| tow | Output Active from End-of-Write ⁽¹⁾ | 0 | | 0 | | ns |
| | · | | • | • | | 2691 tbl 09b |

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.

2. For Master/Slave combination, two = tbaa + twp, since $R\overline{W}$ = V_{IL} must occur after tbaa .


3. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

4. 'X' in part numbers indicates power rating (SA or LA).

Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)^(1,5,8)



Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)^(1,5)



NOTES:

- 1. R/W or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of $\overline{CE} = VIL$ and R/W= VIL.
- 3. two is measured from the earlier of \overline{CE} or $\overline{R/W}$ going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is determined to be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is HIGH during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

4. To ensure that a write cycle is inhibited on port "B" during contention on port "A". 5. To ensure that a write cycle is completed on port "B" after contention on port "A".

Symbol

twdd

todd

NOTES:

3.

BUSY TIMING (For MASTER 71321)

6. 'X' in part numbers indicates power rating (SA or LA)..

2. To ensure that the earlier of the two ports wins.

Write Data Valid to Read Data Delay⁽¹⁾

tBDD is a calculated parameter and is the greater of 0, twod - twp (actual) or todd - tow (actual).

IDT71321SA/LA and IDT71421SA/LA High Speed 2K x 8 Dual-Port Static RAM with Interrupts

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

| | | 7142 | 21X20 21X20 I Only | 7132 7142 Co & | | |
|-------------|----------------------------------------------------|------|--------------------------|-------------------------|----------------|--------------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| BUSY TIMING | (For MASTER 71321) | | | | | |
| tbaa | BUSY Access Time from Address | | 20 | | 20 | ns |
| tBDA | BUSY Disable Time from Address | — | 20 | — | 20 | ns |
| tbac | BUSY Access Time from Chip Enable | | 20 | | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable | | 20 | _ | 20 | ns |
| twн | Write Hold After BUSY ⁽⁵⁾ | 12 | _ | 15 | — | ns |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 50 | _ | 50 | ns |
| todd | Write Data Valid to Read Data Delay ⁽¹⁾ | | 35 | | 35 | ns |
| taps | Arbitration Priority Set-up Time ⁽²⁾ | 5 | _ | 5 | _ | ns |
| tBDD | BUSY Disable to Valid Data ⁽³⁾ | | 25 | _ | 35 | ns |
| BUSY INPUT | TIMING (For SLAVE 71421) | | | | | |
| twв | Write to BUSY Input ⁽⁴⁾ | 0 | | 0 | | ns |
| twн | Write Hold After BUSY ⁽⁵⁾ | 12 | | 15 | | ns |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 40 | | 50 | ns |
| todd | Write Data Valid to Read Data Delay ⁽¹⁾ | | 30 | | 35 | ns |
| | | | | | | 2691 tbl 10a |
| | | 7142 | 21X35 21X35 | 7142 | 21X55 21X55 | |

| t BAA | BUSY Access Time from Address | | 20 | |
|--------------|----------------------------------------------------|----|----|----|
| tBDA | BUSY Disable Time from Address | _ | 20 | _ |
| t BAC | BUSY Access Time from Chip Enable | _ | 20 | _ |
| t BDC | BUSY Disable Time from Chip Enable | _ | 20 | _ |
| twн | Write Hold After BUSY ⁽⁵⁾ | 20 | | 20 |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | — | 60 | _ |
| tDDD | Write Data Valid to Read Data Delay ⁽¹⁾ | | 35 | |
| taps | Arbitration Priority Set-up Time ⁽²⁾ | 5 | | 5 |
| tBDD | BUSY Disable to Valid Data ⁽³⁾ | | 35 | |
| BUSY INF | PUT TIMING (For SLAVE 71421) | | | |
| twв | Write to BUSY Input ⁽⁴⁾ | 0 | | 0 |
| twн | Write Hold After BUSY ⁽⁵⁾ | 20 | _ | 20 |
| twpp | Write Pulse to Data Delay ⁽¹⁾ | | 60 | |

1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY."

11

Parameter

Industrial and Commercial Temperature Ranges

Com'l Only

Max.

35

Min.

Unit

ns

Com'l & Ind

Max.

30

30

30

30

80

55

50

80


55

Min.

ns 2691 tbl 10b

2691 drw 10

Timing Waveform of Write with Port-to-Port Read and **BUSY**^(2,3,4)




NOTES:

1. To ensure that the earlier of the two ports wins. taps is ignored for Slave (IDT71421).

- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = VIL$ for the reading port.

4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

Timing Waveform of Write with **BUSY**⁽⁴⁾




NOTES:


2691 drw 11

- 1. twH must be met for both BUSY input (IDT71421, slave) or output (IDT71321, Master).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. twb is only for the slave version (IDT71421).
- 4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾



Timing Waveform of $\overline{\textbf{BUSY}}$ Arbritration Controlled by Address Match Timing^{(1)}



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. If taps is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT71321 only).

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

| | | 7142 | 1X20 1X20 I Only | 71321X25 71421X25 Com'l & Ind | | | |
|-------------|----------------------|------|------------------------|----------------------------------------|------|------|--|
| Symbol | Parameter | Min. | Max. | Min. | Мах. | Unit | |
| INTERRUPT T | IMING | | | | | | |
| tas | Address Set-up Time | 0 | | 0 | | ns | |
| twr | Write Recovery Time | 0 | | 0 | _ | ns | |
| tins | Interrupt Set Time | | 20 | | 25 | ns | |
| tinr | Interrupt Reset Time | | 20 | | 25 | ns | |

13

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

Industrial and Commercial Temperature Ranges

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽¹⁾

| | | 71321X35 71421X35 Com'l Only | | | 71321X55 71421X55 Com'l & Ind | | |
|-------------|----------------------|------------------------------------|------|------|----------------------------------------|----|--|
| Symbol | Parameter | Min. | Мах. | Unit | | | |
| INTERRUPT 1 | TIMING | - | | | - | | |
| tas | Address Set-up Time | 0 | _ | 0 | _ | ns | |
| twr | Write Recovery Time | 0 | _ | 0 | _ | ns | |
| tins | Interrupt Set Time | | 25 | | 45 | ns | |
| tinr | Interrupt Reset Time | | 25 | | 45 | ns | |


NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

2691 tbl 11b


Timing Waveform of Interrupt Mode⁽¹⁾

SET INT



2691 drw 14

CLEAR INT



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. See Interrupt Truth Table.

- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last. 4. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is de-asserted first.

Truth Tables

Truth Table I. Non-Contention Read/Write Control⁽⁴⁾

| | Left or Right Port ⁽¹⁾ | | | |
|-----|-----------------------------------|----|---------|---------------------------------------------------------------------------|
| R/W | ĒĒ | ŌĒ | D0-7 | Function |
| Х | Н | Х | Z | Port Disabled and in Power-Down Mode, ISB2 or ISB4 |
| Х | Н | Х | Z | $\overline{CE}R = \overline{CE}L = V_{H}$, Power-Down Mode, ISB1 or ISB3 |
| L | L | Х | DATAIN | Data on Port Written Into Memory ⁽²⁾ |
| Н | L | L | DATAOUT | Data in Memory Output on Port ⁽³⁾ |
| Н | L | Н | Z | High Impedance Outputs |

NOTES:

1. AoL – A10L \neq A0R – A10R.

2. If $\overline{\text{BUSY}}$ = L, data is not written.

3. If $\overline{\text{BUSY}}$ = L, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

Truth Table II. Interrupt Flag^(1,4)

| Left Port | | | | | Right Port | | | | | |
|-----------|----|-----|----------|------------------|------------|-----|-----|----------|------------------|-----------------------|
| R/WL | CE | ŌĒL | A10L-A0L | ĪNTL | R/WR | ĊĒr | ŌĒr | A10R-A0R | ĪNTR | Function |
| L | L | Х | 7FF | Х | Х | Х | Х | Х | L ⁽²⁾ | Set Right INTR Flag |
| Х | Х | Х | Х | Х | Х | L | L | 7FF | H ⁽³⁾ | Reset Right INTR Flag |
| Х | Х | Х | Х | L ⁽³⁾ | L | L | Х | 7FE | Х | Set Left INT∟ Flag |
| Х | L | L | 7FE | H ⁽²⁾ | Х | Х | Х | Х | Х | Reset Left INT∟ Flag |

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$

2. If $\overline{\text{BUSY}}_{L} = V_{IL}$, then No Change.

3. If $\overline{\text{BUSY}}_{R}$ = VIL, then No Change.

4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE

Truth Table III — Address **BUSY** Arbitration

| | In | puts | Out | puts | |
|-------------|-----|----------------------|-----------------------|----------------------|------------------------------|
| CE L | ĒĒR | Aol-A1ol Aor-A1or | BUS YL ⁽¹⁾ | BUSYR ⁽¹⁾ | Function |
| Х | Х | NO MATCH | Н | Н | Normal |
| Н | Х | MATCH | Н | Н | Normal |
| Х | Н | MATCH | Н | Н | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ⁽³⁾ |
| | | | | | 2691 tbl 14 |

NOTES:

1. Pins BUSYL and BUSYR are both outputs for IDT71321 (Master). Both are inputs for IDT71421 (Slave). BUSYX outputs on the IDT71321 are open drain, not pushpull outputs. On slaves the BUSYx input internally inhibits writes.

2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

2691 tbl 12

2691 tbl 13

Functional Description

The IDT71321/IDT71421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71321/IDT71421 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = V_{H}$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{CER} = R/\overline{WR} = V_{IL}$, per Truth Table II. The left port clears the interrupt by accessing address location 7FE when $\overline{CEL} = \overline{OEL} = V_{IL}$, R/W is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

BusyLogic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY Logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW.

The BUSY outputs on the IDT71321 (Master) are open drain type outputs and require open drain resistors to operate. If these SRAMs are

being expanded in depth, then the BUSY indication for the resulting array does not require the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an SRAM array in width while using BUSY logic, one master part is used to decide which side of the SRAM array will receive a BUSY indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the BUSY signal as a write inhibit signal. Thus on the IDT71321/IDT71421 SRAMs the BUSY pin is an output if the part is Master (IDT71321), and the BUSY pin is an input if the part is a Slave (IDT71421) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT71321 (Master) and (Slave) IDT71421 SRAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating BUSY on one side of the array and another master indicating BUSY on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a BUSY flag to be output from the master before the actual write pulse can be initiated with either the RIW signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Ordering Information



NOTES:

1. Contact your sales office for industrial temperature range availability in other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History

| 03/24/99: | | Initiated datasheet document history |
|---------------|---------------|-------------------------------------------------------------------------------------------------------|
| | | Converted to new format |
| | | Cosmetic typographical corrections |
| | Pages 2 and 3 | Added additional notes to pin configurations |
| 06/07/99: | | Changed drawing format |
| 11/10/99: | | Replaced IDT logo |
| 08/23/01: | Page 3 | Increased storage temperature parameters |
| | | Clarified TA parameter |
| | Page 4 | DC Electrical parameters-changed wording from "open" to "disabled" |
| | Page 16 | Fixed part numbers in "Width Expansion" paragraph |
| | | Changed ±500mV to 0mV in notes |
| | Page 4 | Industrial temperature range offering added to DC Electrical Characteristisc for 25ns and removed for |
| | | 35ns |
| | Page 7 and 9 | Industrial temperature range added to AC Electrical Characteristics for 25ns |
| | Page 17 | Industrial offering removed for 35ns ordering information |
| 01/17/06: | Page 1 | Added green availability to features |
| | Page 17 | Added green indicator to ordering information |
| | Page 1 & 17 | Replaced old IDT™ with new IDT™ logo |
| 08/25/06: | Page 14 | Changed INT"A" to INT"B" in the CLEAR INT drawing in the Timing Waveform of Interrupt Mode |
| 10/29/08: | Page 17 | Removed "IDT" from orderable part number |
| - | CORPI | ORATE HEADQUARTERS for SALES: for Tech Support: |
| - A in | | |

6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

IDT