inter_{sil}

±16.5kV ESD Protected, 1.8V, Micro Power, +125°C, 1/8 Unit Load, RS-485/RS-422 Differential Receivers

ISL32610E, ISL32611E, ISL32612E

The ISL32610E, ISL32611E, ISL32612E are ± 16.5 kV IEC61000 ESD protected, fractional unit load (UL), 1.8V powered, single differential receivers (Rx) for balanced (e.g., RS-485) data communication. With their 85µA supply currents, these receivers are optimized for low power applications, and deliver the lowest supply currents of any available single Rx IC (see Figure 1).

To improve performance in low data rate applications with slow signal transitions, these Rx feature symmetrical switching points (±200mV) and increased hysteresis. The symmetrical switching points eliminate the duty cycle distortion introduced by "full-failsafe" type receivers (see Figure 2), while the larger hysteresis increases noise immunity.

Receivers present a 1/8 "unit load" to the data bus, which allows up to 256 devices on the network for large node count systems (e.g., process automation, remote meter reading systems). The ISL32611E/ISL32612E Rx output is tri-statable via the $\overline{\text{RE}}/\text{RE}$ input.

Receiver inputs feature a "failsafe-if-open" design, which ensures a logic high Rx output if Rx inputs are floating. Data rates up to 256kbps are achievable with this device at $V_{CC} = 1.8V$.


See Table 1 for a summary of each device's features. For a companion 1.8V differential transmitter in a SOT-23 package, reference the <u>ISL32613E</u> data sheet.




- Wide Supply Voltage Range 1.8V to 3.6V
- Ultra Low Quiescent Supply Current 110µA (Max.)
- Symmetrical Switching Thresholds for Less Duty Cycle Distortion (see Figure 2)
- Larger Hysteresis for Improved Noise Immunity 70mV
- Data Rates up to 256kbps (1.8V) or 500kbps (3.3V)
- 1/8 Unit Load Allows up to 256 Devices on the RS-485 Bus
- Specified for +125°C Operation
- Three State Rx Output Available
- 5V Tolerant Logic Inputs
- Pb-Free (RoHS Compliant)

Applications

- Industrial/Process Control Networks, Factory Automation
- High Node Count Networks
- Space Constrained Systems
- Building Environmental Control Systems








FIGURE 2. COMPARED WITH A FULL-FAILSAFE RECEIVER, THE SYMMETRICAL RX THRESHOLDS OF THE ISL3261XE DELIVER LESS OUTPUT DUTY CYCLE DISTORTION WHEN DRIVEN WITH SLOW INPUT SIGNALS

ISL32610E, ISL32611E, ISL32612E

		IADLE I. 3		AIURES			
PART NUMBER	CONFIGURATION	NO. OF DEVICES Allowed on Bus	1.8V, 3.3V DATA RATE (kbps)	Rx ENABLE?	QUIESCENT I _{CC} (µA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL32610E	Rx Only	256	256, 500	No	85	No	5
ISL32611E	Rx Only	256	256, 500	Yes, Active Low	85	Yes	6
ISL32612E	Rx Only	256	256, 500	Yes, Active High	85	Yes	6

TABLE 1. SUMMARY OF FEATURES

Ordering Information

PART NUMBER (Notes 1, 2, 3, 4)	PART MARKING	TEMP. RANGE (°C)	PACKAGE Tape & Reel (Pb-Free)	PKG. DWG. #
ISL32610EFHZ-T	610F	-40 to +125	5 Ld SOT-23	P5.064
ISL32610EFHZ-T7A	610F	-40 to +125	5 Ld SOT-23	P5.064
ISL32611EFHZ-T	611F	-40 to +125	6 Ld SOT-23	P6.064
ISL32611EFHZ-T7A	611F	-40 to +125	6 Ld SOT-23	P6.064
ISL32612EFHZ-T	612F	-40 to +125	6 Ld SOT-23	P6.064
ISL32612EFHZ-T7A	612F	-40 to +125	6 Ld SOT-23	P6.064

NOTES:

1. Please refer to TB347 for details on reel specifications.


2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL32610E</u>, <u>ISL32611E</u>, <u>ISL32612E</u>. For more information on MSL, please see Tech Brief <u>TB363</u>.


4. The part marking is located on the bottom of the part.

Pin Configurations






ISL32611E (6 LD SOT-23) TOP VIEW



2

ISL32612E (6 LD SOT-23) TOP VIEW



Truth Table

	RECEIVING	
INI	PUTS	OUTPUT
RE / RE (Note 12)	A-B	RO
0/1	≥ +0.2V	1
0/1	≤ -0.2V	0
0/1	Inputs Open	1
1/0	Х	High-Z (Note 5)


NOTE:

5. Low Power Shutdown Mode (Note 10, except for the ISL32610E)

Pin Descriptions

	PIN NUMBER			
PIN NAME	ISL32610E	ISL32611E	ISL32612E	FUNCTION
V _{CC}	1	1	1	System power supply input (1.8V to 3.6V).
GND	2	2	2	Ground connection.
RO	3	3	3	Receiver output: If A > B by at least 0.2V, RO is high; if A < B by 0.2V or more, RO is low; RO = High if A and B are unconnected (floating).
В	4	4	4	±16.5kV IEC61000 ESD Protected, inverting differential receiver input.
RE	-	5	-	Receiver output enable. RO is enabled when \overline{RE} is low; RO is high impedance when \overline{RE} is high. If the enable function isn't needed, connect \overline{RE} to GND. \overline{RE} is internally pulled low.
RE	-	-	5	Receiver output enable. RO is enabled when RE is high; RO is high impedance when RE is low. If the enable function isn't needed, connect RE to V_{CC} through a $1k\Omega$ or greater resistor. RE is internally pulled high.
Α	5	6	6	±16.5kV IEC61000 ESD Protected, noninverting differential receiver input.

Typical Operating Circuit



Absolute Maximum Ratings

V _{CC} to Ground
Input Voltages
RE, RE0.3V to 7V
A, B8V to +12.5V
Output Voltages
R00.3V to (V _{CC} +0.3V)
ESD Rating

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ _{JC} (°C∕W)
5 Ld SOT-23 Package (Note 6, 7)	190	120
6 Ld SOT-23 Package (Note 6, 7)	177	120
Maximum Junction Temperature (Plastic Page	ckage)	+150°C
Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		. see link below
http://www.intersil.com/pbfree/Pb-FreeR	eflow.asp	

Recommended Operating Conditions

Temperature	
Common Mode Input Voltage	
V _{CC} = 1.8V	2V to +2V
V _{CC} = 3.3V	7V to +12V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 6. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 7. For $\theta_{\mbox{JC}},$ the "case temp" location is taken at the package top center.

Electrical Specifications Test Conditions: $V_{CC} = 1.8V$; Unless Otherwise Specified. Typicals are at $V_{CC} = 1.8V$, $T_A = +25$ °C. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Note 9)

PARAMETER	SYMBOL	TEST 0	ONDITIONS	TEMP (°C)	MIN (Note 8)	ТҮР	MAX (Note 8)	UNITS
DC CHARACTERISTICS				, i	. <u> </u>			
Logic Input High Voltage (Note 12)	VIH	RE, RE	V _{CC} = 1.8V	Full	1.2	-	-	v
			$3V \le V_{CC} \le 3.6V$	Full	2	-	-	v
Logic Input Low Voltage (Note 12)	VIL	RE, RE	V _{CC} = 1.8V	Full	-	-	0.45	v
			$3V \le V_{CC} \le 3.6V$	Full	-	-	0.8	v
Logic Input Current (Note 12)	I _{IN1}	RE, RE	V _{CC} = 1.8V	Full	-6	-	6	μΑ
			V _{CC} ≤ 3.6V	Full	-12	-	12	μA
Input Current (A, B) (Note 11)	I _{IN2}	N2 V _{CC} = 0V or 1.8V	V _{IN} = 2V	Full	-	-	60	μΑ
			$V_{IN} = -2V$	Full	-60	-	-	μΑ
		V _{CC} = 0V or 3.6V	V _{IN} = 12V	Full	-	-	125	μΑ
			V _{IN} = -7V	Full	-100	-	-	μΑ
Receiver Differential Threshold	V _{TH}	$-2V \le V_{CM} \le 2V$	V _{CC} = 1.8V	Full	-0.2	-	0.2	v
Voltage		$-7V \le V_{CM} \le 12V$	$3V \le V_{CC} \le 3.6V$	Full	-0.2	-	0.2	v
Receiver Input Hysteresis	∆V _{TH}	V _{CM} = 0V	V _{CC} = 1.8V	Full	-	70	-	mV
			$3V \le V_{CC} \le 3.6V$	Full	-	70	-	mV
Receiver Output High Voltage	V _{OH}	I ₀ = -1mA, V _{ID} = 200mV	1	Full	V _{CC} - 0.4	-	-	v
Receiver Output Low Voltage	V _{OL}	I ₀ = 2mA, V _{ID} = -200mV	I	Full	-	-	0.4	v
Three-State (High Impedance) Receiver Output Current (Note 12)	I _{OZR}	$0V \le V_0 \le V_{CC}$			-1	-	1	μA
Receiver Short-Circuit Current	IOSR	$0V \le V_0 \le V_{CC}$		Full	-	-	30	mA
No-Load Supply Current	Icc	$\overline{\text{RE}}$ = 0V or RE = V _{CC}	V _{CC} = 1.8V	Full	-	85	110	μA
			$3V \le V_{CC} \le 3.6V$	Full	-	-	135	μA
Shutdown Supply Current	ISHDN	ISL32611, $\overline{\text{RE}} = \text{V}_{\text{CC}}, \text{V}_{\text{C}}$	_C ≥ 1.8V	Full	-	-	2	μΑ
(Notes 10, 12)		ISL32612, RE = 0V	V _{CC} = 1.8V	Full	-	-	7	μA
			$V_{CC} \le 3.6V$	Full	-	-	14	μA

ISL32610E, ISL32611E, ISL32612E

Electrical Specifications Test Conditions: $V_{CC} = 1.8V$; Unless Otherwise Specified. Typicals are at $V_{CC} = 1.8V$, $T_A = +25$ °C. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Note 9) (Continued)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TEMP (°C)	MIN (Note 8)	ТҮР	MAX (Note 8)	UNITS
SWITCHING CHARACTERISTICS				- I				
Maximum Data Rate	f _{MAX}	$V_{ID} = \pm 1V$, $V_{CM} = 0V$,	V _{CC} = 1.8V	Full	256	-	-	kbps
		(Figure 3)	$3V \le V_{CC} \le 3.6V$	Full	500	-	-	kbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 3)	V _{CC} = 1.8V	Full	-	210	1000	ns
			V _{CC} = 3.3V	25	-	200	-	ns
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 3)	V _{CC} = 1.8V	Full	-	3	125	ns
			V _{CC} = 3.3V	25	-	6	-	ns
Receiver Enable to Output High	t _{ZH}	$C_L = 15 pF$, SW = GND,	V _{CC} = 1.8V	Full	-	1100	4000	ns
		(Figure 4, Note 12)	V _{CC} = 3.3V	25	-	1500	-	ns
Receiver Enable to Output Low	t _{ZL}	$C_L = 15 pF, SW = V_{CC},$	V _{CC} = 1.8V	Full	-	1100	4000	ns
		(Figure 4, Note 12)	V _{CC} = 3.3V	25	-	1500	-	ns
Receiver Disable from Output High	t _{HZ}	C _L = 15pF, SW = GND,	V _{CC} = 1.8V	Full	-	15	75	ns
		(Figure 4, Note 12)	V _{CC} = 3.3V	25	-	6	-	ns
Receiver Disable from Output Low	t _{LZ}	$C_L = 15 pF, SW = V_{CC},$	V _{CC} = 1.8V	Full	-	15	75	ns
		(Figure 4, Note 12)	V _{CC} = 3.3V	25	-	6	-	ns
ESD PERFORMANCE								
RS-485 Pins (A, B)		IEC61000-4-2, Air-Gap Di	scharge Method	25	-	±16.5	-	kV
		IEC61000-4-2, Contact Di	ischarge Method	25	-	±9	-	kV
		Human Body Model, From	n Bus Pins to GND	25	-	±16.5	-	kV
All Pins		Human Body Model (Teste	ed per JESD22-A114E)	25	-	±8	-	kV
		Machine Model (Tested p	er JESD22-A115-A)	25	-	±400	-	v

NOTES:

8. Compliance to data sheet limits is assured by one or more methods: production test, characterization and/or design.


9. Currents into device pins are positive; currents out of device pins are negative. Voltages are referenced to ground unless otherwise specified.

10. The ISL32611E enters SHDN whenever RE switches high, and the ISL32612E enters SHDN whenever RE switches low.

11. Devices meeting these limits are denoted as "1/8 unit load (1/8 UL)" transceivers. The RS-485 standard allows up to 32 Unit Loads on the bus, so there can be 256 1/8 UL devices on a bus.

12. Not applicable to the ISL32610E.

Test Circuits and Waveforms



Test Circuits and Waveforms (Continued)




FIGURE 4. RECEIVER ENABLE AND DISABLE TIMES (EXCLUDING ISL32610E)

Application Information

Features

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is ± 200 mV, as required by the RS-422 and RS-485 standards. These receivers' symmetrical ± 200 mV switching thresholds deliver less duty cycle distortion than similar receivers with a full-failsafe design (i.e., skewed low/high input thresholds, (such as -200 mV/-20 mV) which increase the high bit width). This distortion is especially noticeable when the Rx is driven by slow input transitions (see Figure 2).

The symmetrical input thresholds also allow more room for increased input hysteresis, thereby increasing the Rx noise immunity. The 70mV hysteresis of this Rx is twice the amount specified for most full-failsafe devices.

Receiver input resistance of 96k Ω surpasses the RS-422 specification of 4k Ω , and is eight times the RS-485 "Unit Load (UL)" requirement of 12k Ω minimum. Thus, these products are known as "one-eighth UL" receivers, and there can be up to 256 of these devices on a network while still complying with the RS-485 loading specification.

Receiver inputs function with common mode voltages (CMV) of $\pm 2V$ with V_{CC} = 1.8V, and with CMVs of -7V to +12V for V_{CC} \geq 2.7V.

All the receivers include a "failsafe-if-open" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating). As mentioned previously, the full-failsafe function is not implemented in order to deliver output duty cycles that better match the input.

Receivers support data rates up to 256kbps (V_{CC} = 1.8V) or 500kbps (V_{CC} \geq 3V), and receiver outputs of the ISL32611E and ISL32612E are three-statable via the active low $\overline{\text{RE}}$ or active high RE input.

Data Rate Recommendations

When coupled with the ISL32613E or ISL32614E 1.8V transmitter ICs, these receivers are useful for networks up to 4000' (1220m) long, or for data rates up to 500kbps. For 4000' distances with V_{CC} = 1.8V, the ISL32613E can be used with any of these receivers at data rates \leq 50kbps. With V_{CC} = 3.3V, any transmitter / receiver combination operates over 4000' at rates up to 128kbps. Shorter networks allow data rates up to 500kbps, as shown in Figures 9, 10, 11 and 12.

Network termination resistors are only recommended for networks operating at $V_{CC} \ge 2.7V$, and using termination resistors may allow for higher data rates.

Low Power Shutdown Mode (ISL32611E and ISL32612E)

These devices use a fraction of the power required by most differential receivers (see Figure 1 on page 1), but they also include a shutdown feature that reduces the already low quiescent I_{CC} even further. The ISL32611E and ISL32612E enter shutdown whenever the receiver is disabled (RE = GND or $\overline{RE} = V_{CC}$).

ESD Protection

All pins on these devices include class 3 (>6kV) Human Body Model (HBM) ESD protection structures, but the bus pins (Rx inputs) incorporate advanced structures allowing them to survive ESD events in excess of ± 16.5 kV HBM and ± 16.5 kV IEC61000. The bus pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, and without degrading the common mode range. This built-in ESD protection eliminates the need for board-level protection structures (e.g., transient suppression diodes), and the associated, undesirable capacitive load they present.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the bus pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The smaller value current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's bus pins allows the design of equipment meeting level 4 criteria without the need for additional board-level protection on the I/O port.


AIR-GAP DISCHARGE TEST METHOD


For the air-gap discharge test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The A and B pins withstand ± 16.5 kV air-gap discharges.


CONTACT DISCHARGE TEST METHOD


During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than ±9kV. The ISL32610E, ISL32611E, ISL32612E survive ±9kV contact discharges on the bus pins.


Typical Performance Curves T_A = +25°C; Unless Otherwise Specified














FIGURE 6. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE (V_{CC} = 3.3V)







FIGURE 8. DYNAMIC SUPPLY CURRENT vs SUPPLY VOLTAGE AT DIFFERENT DATA RATES





ISL32610E, ISL32611E, ISL32612E

Typical Performance Curves T_A = +25°C; Unless Otherwise Specified (Continued)



GURE 11. ISL32614E AND ISL32611E PERFORMANCE WITH V_{CC} = 1.8V, 256kbps, 1000' (305m) CAT 5 CABLE




FIGURE 12. ISL32614E AND ISL32611E PERFORMANCE WITH V_{CC} = 3.3V, 500kbps, 2000' (610m) CAT 5 CABLE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP) :

GND

PROCESS:

Si Gate BiCMOS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

10/21/2011 FN78	7869.0 Initial Release	

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL32610E, ISL32611E, ISL32612E

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

For additional products, see <u>www.intersil.com/product_tree</u>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at <u>www.intersil.com/design/quality</u>

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


10 intersil

Package Outline Drawing

P5.064

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 3, 4/11





END VIEW

0.25 0.10

<u>4</u> 0.55

0.35 0


(0.60)

8


0.10 MIN

GAUGE PLANE

(0.25)







NOTES:

SEATING

PLANE

С

1. Dimensioning and tolerance per ASME Y14.5M-1994.

DETAIL "X"


- 2. Package conforms to EIAJ SC-74 and JEDEC MO178AA.
- 3. Package length and width are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength measured at reference to gauge plane.
- 5. Lead thickness applies to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 6. Controlling dimension: MILLIMETER. Dimensions in () for reference only.

11 intersil


Package Outline Drawing

P6.064


6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 4, 2/10





TOP VIEW











10° TYP

NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- A. Foot length is measured at reference to guage plane.
- 5. Package conforms to JEDEC MO-178AB.

12 intersil