# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

# **Features**

- Sensor IC based on HALIOS<sup>®</sup> technology
- Up to 4 sending channels, 1 compensation channel an 1 differential receiver input for various HALIOS<sup>®</sup> applications
- ▶ 16 bit micro controller 'EL16' with debug interface
- Up to 1.5K x 18 (3KByte) SRAM including 2 bit parity per 16 bit word and byte write support
- Up to 30K x 22 (60KByte) FLASH including
   6 bit CRC checksum per 16 bit word
- ► SPI and I<sup>2</sup>C communication interface
- SCI interface incl. LIN support
- Watchdog, 32 bit timer, up to 8 GPIOs
- Multiply unit
- AEC-Q100 automotive qualification
- Supply voltage range 2.25V to 2.75V

# **Ordering Information**

| Product ID | Temp. Range    | Package |
|------------|----------------|---------|
| E909.06    | -40°C to +85°C | QFN32L5 |

# **Applications**


- Optical or capacitive input devices
- Proximity and gesture detection
- Compact HMI interfaces for one-dimensional up to three-dimensional input

# **General Description**

The IC is based on an optical bridge technology which provides a non-mechanical detection of movements.

The system detects the optical reflections of an object in front of the sensor by using a function principle called HALIOS<sup>®</sup> (High Ambient Light Independent Optical System) which is very effective in the suppression of ambient light and also has self calibration capability to eliminate disturbances caused by housing reflections and scratches.

In the same manner capacitive systems can be addressed by using the integrated charge amplifier.







# 1 Pinout

# 1.1 Pin description

| No | Name      | Type 1) | Pull | ESD         | Description                           |
|----|-----------|---------|------|-------------|---------------------------------------|
| 1  | GPIO_7    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 7     |
| 2  | GPIO_6    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 6     |
| 3  | GPIO_5    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 5     |
| 4  | GPIO_4    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 4     |
| 5  | GPIO_3    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 3     |
| 6  | GPIO_2    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 2     |
| 7  | GPIO_1    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 1     |
| 8  | GPIO_0    | D_IO    | Down | +/- 2KV HBM | D IO PD Sr - General Purpose IO 0     |
| 9  | LED1      | A_O     | -    | +/- 2KV HBM | A O - LED Driver output               |
| 10 | VSSLED1,2 | S       | -    | +/- 2KV HBM | A G - Ground LED1,2                   |
| 11 | LED2      | A_O     | -    | +/- 2KV HBM | A O - LED Driver output               |
| 12 | LED3      | A_O     | -    | +/- 2KV HBM | A O - LED Driver output               |
| 13 | VSSLED3,4 | S       | -    | +/- 2KV HBM | A G - Ground LED3,4                   |
| 14 | LED4      | A_O     | -    | +/- 2KV HBM | A O - LED Driver output               |
| 15 | VSSLEDC   | S       | -    | +/- 2KV HBM | A G - Ground LEDC                     |
| 16 | LEDC      | A_O     | -    | +/- 2KV HBM | A O - LED Driver output               |
| 17 | I2C_SDA   | D_IO    | -    | +/- 2KV HBM | D IO - I2C SDA (Data)                 |
| 18 | I2C_SCL   | D_IO    | -    | +/- 2KV HBM | D IO - I2C SCL (CLK)                  |
| 19 | VDDC      | S       | -    | +/- 2KV HBM | D S - Core Supply 2.5V                |
| 20 | VSS       | S       | -    | +/- 2KV HBM | D G - Ground                          |
| 21 | VDDIO     | S       | -    | +/- 2KV HBM | D S - IO Supply 3.3V                  |
| 22 | AMP_KA    | A_O     | -    | +/- 2KV HBM | A O - Output 1. stage amplifier at KA |
| 23 | AVDD      | S       | -    | +/- 2KV HBM | A S - Analog Supply 2.5V              |
| 24 | KA        | A_I     | -    | +/- 2KV HBM | A I - Kathode                         |
| 25 | AN        | A_I     | -    | +/- 2KV HBM | A I - Anode                           |
| 26 | AVSS      | S       | -    | +/- 2KV HBM | A G - Analog Ground                   |
| 27 | AMP_AN    | A_O     | -    | +/- 2KV HBM | A O - Output 1. stage amplifier at AN |
| 28 | NRST      | D_I     | Up   | +/- 2KV HBM | D I PU St - Reset                     |
| 29 | TMODE     | D_I     | Down | +/- 2KV HBM | D I PD - Testmode                     |
| 30 | TM1       | A_IO    | -    | +/- 2KV HBM | A IO - Analog Testbus                 |
| 31 | TM0       | A_IO    | -    | +/- 2KV HBM | A IO - Analog Testbus                 |
| 32 | VPP       | HV_S    | -    | +/- 2KV HBM | A HV - FLASH program voltage          |

1) D = Digital, A = Analog, S = Supply, I = Input, O = Output, HV = High Voltage

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# 1.2 Package Pinout

Package: QFN32L5

Package is according JEDEC MO-220-K, version VHHD-4.




Figure 1: Package Pinout

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

# **2** Operating Conditions

# 2.1 Absolute Maximum Ratings

Continuous operation of the device above these ratings is not allowed and may destroy the device. All potentials refer to GROUND (GND) unless otherwise specified. Currents flowing into the circuit pins have positive values.

| No. | Description  | Condition   | Symbol                            | Min. | Max.                    | Unit |
|-----|--|---|-----------------------------------|------|-------------------------|------|
| 1   | Supply voltage: digital core, analog part                | Referenced<br>to V <sub>ss</sub> / A <sub>vss</sub> | $V_{_{ m DDC}}$ / $A_{_{ m VDD}}$ | -0.3 | 2.8                     | V    |
| 2   | IO supply voltage/digital pins<br>(see "type"/chapter )  | Referenced<br>to V <sub>ss</sub>                    | V <sub>ddio</sub>                 | -0.3 | 3.7                     | V    |
| 3   | Input voltage analog pins<br>(see "type"/chapter )       | Referenced<br>to A <sub>vss</sub>                   | V <sub>INA</sub>                  | -0.3 | A <sub>VDD</sub> + 0.3  | V    |
| 4   | Input voltage digital pins/GPIO<br>(see "type"/chapter ) | Referenced<br>to V <sub>ss</sub>                    | V <sub>IND</sub>                  | -0.3 | V <sub>DDIO</sub> + 0.3 | V    |
| 5   | Ground offset  | $V_{ss}$ to $A_{vss}$ to $V_{ssled}$                | Ground<br>offset                  | -0.3 | 0.3                     | V    |
| 6   | Junction Temperature                                     |   | T <sub>j</sub>                    | -40  | +125                    | °C   |
| 7   | Storage Temperature                                      |   | Т <sub>stg</sub>                  | -50  | 150                     | °C   |

# 2.2 Recommended Operating Conditions

The following conditions apply unless otherwise stated. All potentials refer to GROUND (GND) unless otherwise specified. Currents flowing into the circuit pins have positive values.

| No. | Description   | Condition   | Symbol                            | Min. | Тур. | Max. | Unit |
|-----|---|---|-----------------------------------|------|------|------|------|
| 1   | Supply voltage: analog part,<br>digital core            | Referenced to<br>V <sub>ss</sub> / A <sub>vss</sub> | $V_{_{ m DDC}}$ / $A_{_{ m VDD}}$ | 2.25 | 2.5  | 2.75 | V    |
| 2   | IO supply voltage/digital pins<br>(see "type"/chapter ) | Referenced<br>to V <sub>ss</sub>                    | V <sub>DDIO</sub>                 | 3.0  | 3.3  | 3.6  | V    |
| 3   | Filter capacitor analog part                            | Connected to $A_{VDD}$                              | C <sub>AVDD</sub>                 |      | 10   |      | μF   |
| 4   | Filter capacitor digital part                           | Connected to<br>V <sub>DDC</sub>                    | C <sub>VDDC</sub>                 |      | 100  |      | nF   |
| 5   | Ambient operating tempera-<br>ture range                |   | T <sub>opt</sub>                  | -40  | 25   | 85   | °C   |

All voltages are referred to V<sub>ss</sub>, and currents are positive when flowing into the node unless otherwise specified.

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# E909.06

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

# **3 Detailed Electrical Specification**

The following conditions apply unless otherwise stated. All potentials refer to GROUND (GND) unless otherwise specified. Currents flowing into the circuit pins have positive values.

# 3.1 Supply Voltages

| No. | Description                                      | Condition   | Symbol                                    | Min. | Тур. | Max. | Unit       |
|-----|--|---|---|------|------|------|------------|
| 1   | Digital operating current, run mode              | FSYS = 8 MHz,<br>system state:<br>run   | I <sub>vddc</sub>                         |      | 5.8  | 12   | mA         |
| 2   | Digital operating current, standby mode          | System state:<br>standby  | <br>STANDBY                               |      | 1.8  | 5    | mA         |
| 3   | Digital operating current, off mode              | System state:<br>off  | I <sub>off</sub>                          |      |      | 35   | μΑ         |
| 4   | Analog operating current                         | MCR[13:12]<br>="11"<br>PCR[14:13]<br>="11"                                      | I <sub>AVDD</sub>                         |      | 3.5  | 5    | mA         |
| 5   | Analog operating current                         | Analog on = 0   | AVDD OFF                                  |      |      | 15   | μΑ         |
| 6   | Over all current consumption in application mode | Active mode <sup>1)</sup>   | I <sub>ACTIVE</sub>                       |      | 2.0  | 2.25 | mA         |
| 7   | Over all current consumption in application mode | Idle mode<br>(I <sub>IDLE</sub> = I <sub>OFF</sub> +<br>I <sub>AVDD OFF</sub> ) | I <sub>IDLE</sub>                         |      | 16   | 50   | μΑ         |
| 8   | State change from STANDBY to RUN mode            | -   | T <sub>standb</sub> .<br><sub>Y2RUN</sub> |      |      | 3    | 1/<br>FSYS |
| 9   | State change from OFF to<br>RUN mode             |   | T <sub>off2run</sub>                      |      |      | 5    | 1/<br>FSYS |

1) In application mode the current consumption is calculated from the duty cycle of the digital operating current and the analog operating current.

MCR - Measurement Configuration Register PCR - Preamplifier Configuration Register

# 3.2 Reset Generation

| No. | Description   | Condition                               | Symbol               | Min. | Тур.           | Max. | Unit       |
|-----|---|---|----------------------|------|----------------|------|------------|
| 1   | Power on reset level  | Reference is<br>V <sub>DDC</sub>        | V <sub>por</sub>     |      |                | 2.25 | V          |
| 2   | Brown out high-to-low<br>threshold level                                      | Reference is<br>V <sub>DDC</sub>        | V <sub>bohl</sub>    | 1.8  |                |      | V          |
| 3   | Brown out reset hysteresis  |   | V <sub>BOHYST</sub>  | 100  | 200            | 300  | mV         |
| 4   | Minimum supply voltage for power on reset and brown out circuit <sup>1)</sup> |   | VDDmin               |      | 0.9            |      | V          |
| 5   | NRST-pin threshold level  |   | NRST                 |      | 0.5            |      | VD-<br>DIO |
| 6   | Pull up current NRST-pin  | $V_{NRST} = V_{DDIO}$                   | I<br>NRSTPU          |      | 35             |      | μΑ         |
| 7   | Min. pulse width for a valid<br>reset at pin NRST<br>(debouncing)             | V <sub>DDC</sub> > V <sub>DDC min</sub> | T <sub>debnrst</sub> | 1.0  |                | -    | μs         |
| 8   | Delay Watchdog start =><br>reset <sup>1)</sup>                                |   | T <sub>wdog</sub>    |      | timer<br>value |      | 1/<br>FSYS |

1) Will not be tested in production test

# **3.3 Internal Clock Generation**

# 3.3.1 Reference Clocks

| No. | Description            | Condition  | Symbol | Min.  | Тур.  | Max.  | Unit |
|-----|------------------------|--|--------|-------|-------|-------|------|
| 1   | Wakeup clock frequency | Within rec-<br>ommended<br>operating<br>conditions | FWK    | 115.2 | 128.0 | 140.8 | kHz  |
| 2   | Master clock           | Within rec-<br>ommended<br>operating<br>conditions | FSYS   | 7.2   | 8.0   | 8.8   | MHz  |

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

# 3.4 Module Description

# 3.4.1 I<sup>2</sup>C Interface

| No. | Description   | Condition                 | Symbol               | Min.                         | Тур. | Max.                    | Unit |
|-----|---|---------------------------|----------------------|------------------------------|------|-------------------------|------|
| 1   | SDA/SCL: Input voltage low  |                           | V                    | -0.3                         |      | 0.3 x V <sub>DDIO</sub> | V    |
| 2   | SDA/SCL: Input voltage high   |                           | V <sub>IH</sub>      | $0.7 \times V_{\text{ddio}}$ |      | V <sub>DDIO</sub> + 0.3 | V    |
| 3   | SDA/SCL: Hysteresis of Sch-<br>mitt trigger inputs <sup>1)</sup>  | V <sub>DDIO</sub> > 2.0 V | $V_{hys}$            | $0.05 \times V_{DDIO}$       |      | -                       | V    |
| 4   | SDA/SCL: Output voltage low<br>(open drain)   | I = 3 mA, V<br>> 2.0 V    | V <sub>ol</sub>      |                              |      | 0.4                     | V    |
| 5   | SDA/SCL: Input current  | $0 < V_{IN} < V_{DDIO}$   | l <sub>i</sub>       | -10                          |      | 10                      | μΑ   |
| 6   | SDA/SCL: capacitance <sup>1)</sup>  |                           | C <sub>i</sub>       | -                            |      | 10                      | рF   |
| 7   | SCL clock frequency   |                           | $f_{SCL}$            | 0                            |      | 400                     | kHz  |
| 8   | Hold time (repeated) START condition <sup>1)</sup>  |                           | t <sub>hd.:sta</sub> | 600                          |      | -                       | ns   |
| 9   | LOW period of SCL clock   |                           | t <sub>LOW</sub>     | 1300                         |      | -                       | ns   |
| 10  | HIGH period of SCL clock  |                           | t <sub>ніgн</sub>    | 600                          |      | -                       | ns   |
| 11  | Set-up time for repeated start condition $^{1)}$  |                           | t <sub>su.:sta</sub> | 600                          |      | -                       | ns   |
| 12  | Data hold time 1)   |                           | t <sub>hd.dat</sub>  | 0                            |      | 900                     | ns   |
| 13  | Data set-up time 1)   |                           | t <sub>su:dat</sub>  | 100                          |      | -                       | ns   |
| 14  | Rise time of SDA and SCL sig-<br>nals with a bus capacitance<br>(Cb) from 10 pF to 400 pF <sup>1)</sup>           |                           | t,                   | 20 + 0.1 x C <sub>b</sub>    |      | 300                     | ns   |
| 15  | Fall time of SDA and SCL sig-<br>nals with a bus capacitance<br>(Cb) from 10 pF to 400 pF <sup>1)</sup>           |                           | t <sub>f</sub>       | 20 + 0.1 x C <sub>b</sub>    |      | 300                     | ns   |
| 16  | SDA/SCL: Output fall time<br>from VIH to VIL with a bus<br>capacitance (Cb) from 10 pF<br>to 400 pF <sup>1)</sup> |                           | t <sub>of</sub>      | 20 + 0.1 x C <sub>b</sub>    |      | 250                     | ns   |
| 17  | Set-up time for STOP condi-<br>tion <sup>1)</sup>   |                           | t <sub>su:sto</sub>  | 600                          |      | -                       | ns   |
| 18  | Bus free time between STOP and START 1)   |                           | t <sub>BUF</sub>     | 1300                         |      | -                       | ns   |
| 19  | Pulse with of spikes which<br>must be suppressed by the<br>IC-internal input filter                               |                           | t <sub>sp</sub>      | 0                            |      | 50                      | ns   |

1) Will not be tested in production test

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

### 3.4.2 SPI Module

| No. | Description                               | Condition            | Symbol | Min. | Тур. | Max. | Unit       |
|-----|---|----------------------|--------|------|------|------|------------|
| 1   | SCK pulse low width / pulse<br>high width | transfer             | Tck    | 4    |      |      | 1/<br>FSYS |
| 2   | First SCK after falling CSB               | start of<br>transfer | Tcs1   | 2    |      |      | 1/<br>FSYS |
| 3   | Last SCK before rising CSB                | end of<br>transfer   | Tcs2   | 2    |      |      | 1/<br>FSYS |
| 4   | Setup time                                |                      | Tsetup | 1    |      |      | 1/<br>FSYS |
| 5   | Hold time                                 |                      | Thold  | 1    |      |      | 1/<br>FSYS |
| 6   | Data out after shift                      |                      | Tso    |      |      | 3    | 1/<br>FSYS |
| 7   | CSB high time                             |                      | Tcsh   | 2    |      |      | 1/<br>FSYS |
| 8   | Data out change from Z to<br>driven data  | start of<br>transfer | Tz1    |      |      | 1    | 1/<br>FSYS |
| 9   | Data out change from driven<br>data to Z  | end of<br>transfer   | Tz2    |      |      | 1    | 1/<br>FSYS |

# 3.4.3 GPIO Module

| No. | Description                               | Condition                                  | Symbol              | Min.  | Тур. | Max. | Unit |
|-----|---|--|---------------------|-------|------|------|------|
| 1   | Threshold point                           |  | GPIO <sub>TH</sub>  | 1.2   | 1.32 | 1.46 | V    |
| 2   | Pull down resistor                        | $V_{IN} > 0.75 \cdot V_{DDIO}$             | R <sub>gpiopd</sub> | 54    |      | 130  | kΩ   |
| 3   | Output Voltage Low                        | GPIOIOL=4 mA;<br>V <sub>DDIO</sub> =3.3 V  | GPIOVOL             |       |      | 0.4  | V    |
| 4   | Output Voltage High                       | GPIOIOH=-4 mA;<br>V <sub>DDIO</sub> =3.3 V | GPIOVOH             | 2.4   |      |      | V    |
| 5   | Low Level Output Current                  | GPIOVOL=0.4V                               | GPIOIOL             | 6     |      | 12   | mA   |
| 6   | High Level Output Current                 | GPIOVOH=2.4V                               | GPIOIOH             | -25.6 |      | -7.8 | mA   |
| 7   | Tri-State Input/Output<br>Leakage Current | Vout=V <sub>DDIO</sub> or 0 V              | GPIOILC             | -1    |      | 1    | μΑ   |

# 3.4.4 HALIOS<sup>®</sup> Interface

# 3.4.4.1 Current Generation for LED Modulators

| No. | Description                         | Condition | Symbol           | Min. | Тур. | Max. | Unit |
|-----|-------------------------------------|-----------|------------------|------|------|------|------|
| 1   | DAC resolution                      |           | Ν                |      | 10   |      | bit  |
| 2   | Integral non linearity (INL)        |           | E <sub>i</sub>   |      | 2    |      | LSB  |
| 3   | Differential non linearity<br>(DNL) |           | E <sub>d</sub>   |      | 2    |      | LSB  |
| 4   | DAC output voltage at full scale    |           | V <sub>MAX</sub> |      | 1.22 |      | V    |

### 3.4.4.2 LED Driver 1 - 4

| No. | Description   | Condition   | Symbol               | Min. | Тур. | Max.                          | Unit |
|-----|---|-------------|----------------------|------|------|-------------------------------|------|
| 1   | Regulated proportion of LED<br>current @ DAC = 0        | DAC = 0     | I <sub>R_MINS</sub>  |      |      | 5 % if I <sub>R_MAXS</sub> 1) | mA   |
| 2   | Max. regulated proportion of LED current (RANGE)        | RANGE = 31, | I <sub>R_MAXS</sub>  |      | 10.0 |                               | mA   |
| 3   | Stepsize for regulated cur-<br>rent-range configuration | DAC = 1023  | I <sub>r_steps</sub> |      | 290  |                               | μΑ   |
| 4   | Resolution current-range configuration                  |             | N <sub>RS</sub>      |      | 5    |                               | bit  |
| 5   | Max. fixed proportion of LED current (OFFSET)           |             | I <sub>o_maxs</sub>  |      | 10.0 |                               | mA   |
| 6   | Stepsize for fixed offset-cur-<br>rent configuration    | OFFSET = 31 | ISTEPS               |      | 290  |                               | μΑ   |
| 7   | Resolution offset-current configuration                 |             | N <sub>os</sub>      |      | 5    |                               | bit  |
| 8   | DC-bias current   |             | I <sub>bias s</sub>  |      | 225  |                               | μΑ   |

1)  $I_{R MAXS}$  is the maximum current selected with parameter RANGE

### 3.4.4.3 LED Driver C

| No. | Description   | Condition                 | Symbol                | Min. | Тур.  | Max.  | Unit |
|-----|---|---------------------------|-----------------------|------|-------|---|------|
| 1   | Regulated proportion of LED<br>current @ DAC = 0        | DAC = 0                   | I <sub>R_MINC</sub>   |      |       | 5 % of<br>I <sub>R_MAXS</sub> <sup>1)</sup> | mA   |
| 2   | Max. regulated proportion of LED current (RANGE)        | RANGE = 31,<br>DAC = 1023 | I <sub>R_MAXC</sub>   |      | 4.0   |   | mA   |
| 3   | Stepsize for regulated cur-<br>rent-range configuration |                           | I <sub>R_STEPC</sub>  |      | 125.0 |   | μΑ   |
| 4   | Resolution current-range configuration                  |                           | N <sub>RC</sub>       |      | 5     |   | bit  |
| 5   | Max. fixed proportion of LED current (OFFSET)           | OFFSET = 127              | I <sub>o_maxc</sub>   |      | 5.0   |   | mA   |
| 6   | Stepsize for fixed offset-cur-<br>rent configuration    |                           | I <sub>O_STEPC</sub>  |      | 40.0  |   | μΑ   |
| 7   | Resolution offset-current configuration                 |                           | N <sub>oc</sub>       |      | 7     |   | bit  |
| 8   | Minimal value for DC-bias current                       |                           | I <sub>bia_co</sub>   |      | 100   |   | μΑ   |
| 9   | Stepsize for DC-bias current                            |                           | I DCO_STEPC           |      | 2.5   |   | mA   |
| 10  | Max. DC-bias current<br>(DC_OFFSET)                     | DC_OFFSET<br>= 15         | I <sub>DCO_MAXC</sub> |      | 37.6  |   | mA   |

1)  $I_{R\_MAXS}$  is the maximum current selected with parameter RANGE

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

## 3.4.4.4 Receiver

| No. | Description   | Condition                | Symbol             | Min. | Тур. | Max. | Unit |
|-----|---|--------------------------|--------------------|------|------|------|------|
| 1   | Feedback resistor of 1. stage<br>amplifier at input KA and AN;<br>bit 0, bit 1 = 1  |                          | R <sub>f</sub>     |      | 50   |      | kΩ   |
| 2   | Feedback capacitor of 1.<br>stage amplifier at input KA<br>and AN; bit 2, bit 3 = 1 |                          | C <sub>f</sub>     |      | 3.6  |      | рF   |
| 3   | DC photo-current Gyrator<br>mode; bit 9, bit 10 = 1                                 |                          | IDC_photo          |      |      |      | μΑ   |
| 4   | Voltage at amplifier input KA   |                          | V <sub>KA</sub>    |      | 1.9  |      | V    |
| 5   | Voltage at amplifier input AN   |                          | V <sub>AN</sub>    |      | 1.3  |      | V    |
| 6   | Corner frequency highpass<br>filter   |                          | f <sub>G</sub>     |      | 10   |      | kHz  |
| 7   | Gain amplifier 2. stage   |                          | G <sub>0</sub>     |      | 6    |      | dB   |
| 8   | Gain amplifier 3. stage   | PCR[8:7]="01"            | G3                 |      | 12   |      | dB   |
| 9   | Gain amplifier 3. stage   | PCR[8:7]="00"<br>or "11" | G3                 |      | 24   |      | dB   |
| 10  | Gain amplifier 3. stage   | PCR[8:7]="10"            | G3                 |      | 36   |      | dB   |
| 11  | Total gain sym. input   | PCR[8:7]="01"            | G <sub>TOT</sub>   |      | 118  |      | dBΩ  |
| 12  | Total gain sym. input   | PCR[8:7]="00"<br>or "11" | G <sub>TOT</sub>   |      | 130  |      | dBΩ  |
| 13  | Total gain sym. input   | PCR[8:7]="10"            | G <sub>TOT</sub>   |      | 142  |      | dBΩ  |
| 14  | Total gain nonsym. input  | PCR[8:7]="01"            | G <sub>TOT</sub>   |      | 112  |      | dBΩ  |
| 15  | Total gain nonsym. input  | PCR[8:7]="00"<br>or "11" | G <sub>TOT</sub>   |      | 124  |      | dBΩ  |
| 16  | Total gain nonsym. input  | PCR[8:7]="10"            | G <sub>TOT</sub>   |      | 136  |      | dBΩ  |
| 17  | Center frequency  |                          | f <sub>c</sub>     |      | 125  |      | kHz  |
| 18  | Resolution demodulator output   |                          | N <sub>demod</sub> |      | 1    |      | bit  |
| 19  | Capacitance of photo diode at input KA  |                          | C <sub>DIODE</sub> |      |      | 70   | pF   |
| 20  | Internal reference voltage  |                          | V <sub>REF</sub>   |      | 1.22 |      | V    |
| 21  | Internal reference current  |                          | I <sub>BIAS</sub>  |      | 10   |      | μΑ   |

PCR - Preamplifier Configuration Register

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# **4** Functional Description

### 4.1 Introduction

The general architecture of the 3D-optical input device is shown in the system block diagram.

The CPU is connected to the memory (FLASH and SRAM) and the peripheral modules via the internal system bus. The system bus provides a 16 bit address space and allows 8 and 16 bit data transfers.

The memory contains the program code and the data. Memory and registers are mapped to the global memory map and can be accessed through all memory related operation provided by the CPUs instruction set. The memory of the IC consists a FLASH cell up to 30Kx22 (60KByte) including 6 additional bits per word used as CRC for error detection and error correction and a SRAM cell up to 1.5Kx18 (3KByte) including 2 bit parity per word.

The Interrupt Controller collects requests from all interrupt sources and provides an interrupt signal to the CPU. Interrupt sources can be masked within the interrupt controller. Interrupts are generated by the modules and hold until they are cleared within the module. See module description for clearing procedures.

The SPI can be configured either as a master or a slave. Transfer length is eight bit and can be extended by a multiple of eight bit. Data FIFOs are provided for transmit and receive tasks.

The SCI provides the standard NRZ (Non Return to Zero) mark/space data format where each frame contains one start bit, eight data bits and one stop bit. Several features are implemented for special LIN support.

The timer module contains a 32 bit timer module as well as a watchdog timer. Additionally a second timer module operating on wake up clock is implemented that remains active even in off mode, so it can be used for a periodical wake up from off mode for applications that require a low current consumption.

8 IO port pins can either be configured as general purpose IO's or can be configured as ports for the SPI or SCI module. Additionally two ports are reserved for the I<sup>2</sup>C slave interface.

The clock and reset generator module provides the system clock and the global reset signal. A power-on-reset, brown out detect and a power watch are implemented. As external reset source a reset input will be considered. The system clock is generated by an on-chip oscillators. A more detailed diagram of the clock/reset generation block (CRG) is shown in the following sections.

# 4.2 Supply Voltages

# 4.2.1 Block Diagram




Figure 2: Block Diagram Supply Voltages

# 4.2.2 Functional Description

The devices has three separated power domains and needs two different levels of power supplies. The core power domain is supplied by VDDC and the analog power domain by AVDD. Both needs the same voltage level. The third supply domain is supplied by VDDIO and powers GPIOs. See also 2.2 Recommended Operating Conditions.

# 4.2.3 Power Up Sequence Considerations

During power-up the power-on-reset configures all pads as inputs consequently disabling the output drivers. The IO supply is watched after power up if the core supply is in the specified range and causes a reset if it leaves the allowed region. The core supply is watched via a brown out circuit.

The pads will remain input pads as long as the software does not reconfigure them.

According the following diagram it must be guaranteed that ADVV / DVVC is not switched on before VDDIO. NRST can be switched on if the VDDIO and AVDD/DVVC are stabilized on its potential.

### A >= 0ms B > 5ms (recommended)

To avoid floating gates,  $A < 100 \mu s$  is recommended.

| ELMOS Semiconductor AG   |
|--------------------------|
| LLMOS SEITILOITUULLOI AU |




Figure 3: Brown-Out timing diagram

### 4.2.4 Power Down Sequence Considerations

During power down the chip will enter the reset state as soon as the core or IO supply leaves the specified region bringing all pads into input configuration again.

### 4.3 Brown Out Detection

### 4.3.1 Timing Diagram




Figure 4: Brown-Out timing diagram

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

### 4.3.2 Functional Description

The brown out detection of the chip will cause a reset whenever the core or IO power supply falls below the specified region. An over-voltage protection is not implemented. The circuit will not be operational when the core supply is below VDDmin. In these cases the power-on-reset will take care of proper reset generation.

### 4.4 Reset Generation

# 4.4.1 Reset Generation (RESGEN)

The IC is equipped with a reset input pin which can be used to reset the chip. Any low pulse longer than TDEBNRST on the external reset line will be sensed and causes an IC reset.

The IC contains different dynamic and static reset sources. The static sources trigger the master reset as long as the cause for the reset persists. The dynamic sources trigger the reset for a defined minimum reset time. After that time has expired the system reset is released. In case the dynamic source is still signaling a reset the reset is re-triggered.

### Static reset sources:

- A power up sequence of the core voltage (power on reset)
- Brown out of the core voltage

### Dynamic reset sources:

- Uncorrectable FLASH CRC error
- SRAM parity error
- CPU register parity error
- Watchdog timeout
- Uncorrectable trim register ECC error




Figure 5: Timing of the external reset signal

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

E909.06

### 4.4.2 Power-On-Reset

## 4.4.2.1 Timing Diagram




Figure 6: Power-On-Reset timing digram

# 4.4.2.2 Functional Description

The power on reset is designed to cause a reset during the power on cycle of the chip. The reset will be deactivated when the supply crosses  $V_{_{POR}}$ .

After the power up sequence the power on reset block will only cause a new reset if the power supply voltage drops below VDDmin and the rise and fall times of the supply are below the specified values.

| failsafe feature                               | asserts interrupt | asserts reset |
|--|-------------------|---------------|
| FLASH CRC (bit error corrected)                | Х                 |               |
| FLASH CRC (uncorrectable bit error)            |                   | Х             |
| Empty (erased) FLASH word read detection       |                   | Х             |
| FLASH write detection                          | Х                 |               |
| RAM byte parity                                |                   | Х             |
| Uninitialized RAM word / byte read detection   |                   | Х             |
| CPU register parity                            |                   | Х             |
| CPU undefined opcode detection                 | Х                 |               |
| CPU misaligned word access detection           | X                 |               |
| Opcode execution memory protection             | Х                 |               |
| Stack overflow detection                       | Х                 |               |
| Invalid module register access detection       | Х                 |               |
| Watchdog time-out                              |                   | Х             |
| Watchdog window protection                     | Х                 |               |
| Brownout detection (supply voltage monitoring) |                   | Х             |
| System clock monitoring                        |                   | Х             |

# 4.5 System Failsafe Features

### 4.6 HALIOS<sup>®</sup> Interface

### 4.6.1 HALIOS<sup>®</sup> Block Diagram




Figure 7: HALIOS® Block Diagram

### 4.6.2 HALIOS<sup>®</sup> Features

In order to be able to realize optical as well as capacitive sensors the input amplifier can be changed in its characteristic between transimpedance amplifier and charge amplifier. This is achieved by changing the feedback impedance. To have a good immunity to noise the receiving path consists of a symmetrical differential input.

The HALIOS<sup>®</sup> IC contains a configurable current driver interface. In the case of an optical sensor it is possible to drive up to four sending LEDs and one compensation LED. If a capacitive sensor should be realized, the current is converted into a voltage by connecting pullup resistances at the outputs LEDx. The HALIOS<sup>®</sup> measurement loop is closed by a 10 bit DAC which regulates the output current for the sending/compensation LED. The DAC is controlled by a counter that sets the DAC dependent on the received signal amplitudes up or down.

To follow fast signal changes the counter can be increased or decreased by 1, 2, 4 or 8 steps, this is called the step size that is set due to the number of up/down-counts in the same direction. To start a new measurement the interface is configured with the counter-value and the step size (generally the values from the last measurement), the LED configuration and the current configuration for the LED driver. The measurement regulates the DAC and performs 25 counter steps to follow the actual reflection conditions of the sensor. After one measurement the interface returns the counter-value, the mean-value (it is calculated from the last 16 counter-steps during one measurement) and the stepsize from the last integrator cycle.

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

| ELMOS Semiconductor AG | Data Sheet | QM-No.: 25DS0049E.02 |
|------------------------|------------|----------------------|
|------------------------|------------|----------------------|

# 16/71

Ε

# E909.06

### HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011

After the automated measurement cycle is finished an interrupt appears if the interrupt is enabled. The interrupt is used to wake the system from standby mode.

The HALIOS<sup>®</sup> clock is adjustable in 5 frequencies (FSYS=8 MHz):

- 167 kHz
- 125 kHz (default)
- 100 kHz
- 83 kHz
- 71 kHz

# 4.6.3 HALIOS® Module Registers

| Register Name                            | Address | Description |
|--|---------|-------------|
| Start Value Counter                      | 0x00    |             |
| Measurement Configuration                | 0x02    |             |
| Measurement Configuration HALIOS® Clock  | 0x04    |             |
| Current Configuration Phase A            | 0x06    |             |
| Current Configuration Phase B            | 0x08    |             |
| Current Configuration Compensator Offset | 0x0A    |             |
| Measurement Result: Counter Value        | 0x0C    |             |
| Measurement Result: Mean Value           | 0x0E    |             |
| Interrupt                                | 0x10    |             |
| Preamplifier Configuration               | 0x12    |             |
| Send Frequency Select                    | 0x14    |             |

### Register Start Value Counter (0x00)

|                 | MSB  |     |     |     |     |     |     |     |     |     |     |     |     |     |     | LSB |
|-----------------|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Content         | 15:<br>12  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Reset value     |  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access |  | R/W |
| External access |  | R/W |
| Bit Description | 15:12 : STZ: Startup step size for one step of the integrator (range: "0001", "0100", "0100" or<br>"1000")<br>10 : 0 - normal settling time of optical gyrator |     |     |     |     |     |     |     |     |     |     |     |     |     | or  |     |

Table 1: Start Value Counter

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

|                 | MSB   |  |  |  |  |   |   |   |   |  |  |  |  |        |     | LSB |
|-----------------|---|--|--|--|--|---|---|---|---|--|--|--|--|--------|-----|-----|
| Content         | 15  | 14   | 13   | 12   | 11   | 10  | 9   | 8   | 7   | 6  | 5  | 4  | 3  | 2      | 1   | 0   |
| Reset value     | 0   | 0  | 0  | 0  | 0  | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0      | 0   | 0   |
| Internal access | R/W   | R/W  | R/W  | R/W  | R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  | R/W  | R/W  | R/W    | R/W | R/W |
| External access | R/W   | R/W  | R/W  | R/W  | R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  | R/W  | R/W  | R/W    | R/W | R/W |
| Bit Description | meas<br>14 : A<br>('0' =<br>13 : [<br>input<br>('0' =<br>12 : A<br>11 : F<br>10 : F<br>10 : F<br>10 : E<br>Note<br>8 : LE<br>7 : LE<br>Note<br>8 : LE<br>7 : LE<br>Note<br>4 : LE<br>Note<br>3 : LE<br>2 : LE<br>0 : LE | Surem<br>ACCON<br>disabl<br>Deacti<br>t is use<br>active<br>AON: C<br>IXB: S<br>IXA: S<br>D C A<br>: Bits 9<br>D C A<br>: not a<br>D 2 A<br>: not a<br>D 3 A<br>: not a<br>D 3 B<br>: not a<br>D 2 A<br>D 2 A<br>D 1 A | ent. A<br>led, '1'<br>vation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed<br>yation<br>ed | fter m<br>disable<br>= ena<br>of AN<br>deacti<br>l of ar<br>e LEDs<br>e LEDs<br>e LEDs<br>e LEDs<br>e LEDs<br>e LEDs<br>e LEDs<br>e LEDs<br>fas if L<br>des if L<br>ble in v<br>des if L | easure<br>s the<br>bled)<br>l inpur<br>vated<br>nalogu<br>s activ<br>s activ<br>s activ<br>d)<br>ED is<br>ersior<br>ED is<br>ersior<br>ED is<br>ersior<br>ED is<br>cersior<br>ED is<br>a<br>cersior<br>ED is<br>a<br>cersior | ement<br>accele<br>t to re<br>e part<br>ated in<br>ated in<br>ated in<br>active<br>f 1 and<br>active<br>f 1 and<br>active | the b<br>ration<br>duce c<br>('0' =<br>n phas<br>n phas<br>for th<br>for th<br>for th<br>d versi<br>for th<br>d versi<br>for th<br>for th<br>for th<br>for th<br>for th<br>for th<br>for th<br>for th | it rese<br>of the<br>current<br>off, '1'<br>se B to<br>se A to<br>e mea<br>e mea<br>e mea<br>on 2<br>e mea<br>on 2<br>e mea<br>on 2<br>e mea<br>on 2<br>e mea | ts itse<br>integ<br>t const<br>t const<br>fixed<br>fixed<br>fixed<br>surem<br>surem<br>surem<br>surem<br>surem<br>surem | elf.<br>grator<br>umpti<br>sendi<br>sendi<br>nent ('<br>nent ('<br>nent ('<br>nent ('<br>nent ('<br>nent ('<br>nent ('<br>nent (') | on in 1<br>ng cur<br>ng cur<br>0' = of<br>0' = of<br>0' = of<br>0' = of<br>0' = of<br>0' = of<br>0' = of | the car<br>rent ('<br>rent<br>f, '1' =<br>f, '1' = | on)<br>on)<br>on)<br>on)<br>on)<br>on)<br>on)<br>on) | t only |     |     |

Table 2: Measurement Configuration

### Register Measurement Configuration HALIOS® Clock (0x04)

|                 | MSB  |   |  |   |  |   |  |                                      |  |                               |                         |     |     |     |     | LSB |
|-----------------|--|---|--|---|--|---|--|--------------------------------------|--|-------------------------------|-------------------------|-----|-----|-----|-----|-----|
| Content         |  |   |  |   |  |   |  |                                      |  |                               |                         | 4   | 3   | 2   | 1   | 0   |
| Reset value     | 0  | 0   | 0  | 0   | 0  | 0   | 0  | 0                                    | 0  | 0                             | 0                       | 0   | 0   | 0   | 0   | 0   |
| Internal access | R  | R   | R  | R   | R  | R   | R  | R                                    | R  | R                             | R                       | R/W | R/W | R/W | R/W | R/W |
| External access | R  | R   | R  | R   | R  | R   | R  | R                                    | R  | R                             | R                       | R/W | R/W | R/W | R/W | R/W |
| Bit Description | 3 : Po<br>Note<br>2 : Po<br>Note<br>1 : Po | plarity<br>: not a<br>plarity<br>: not a<br>plarity | of LED<br>availab<br>of LED<br>availab<br>of LED | 04 Mo<br>ole in v<br>03 Mo<br>ole in v<br>02 Mo | dulato<br>ersior<br>dulato<br>ersior<br>dulato | or cloc<br>1 and<br>or cloc<br>1 and<br>or cloc | k ('0' =<br>l versi<br>k ('0' =<br>l versi<br>k ('0' = | norm<br>on 2<br>norm<br>on 2<br>norm | ial, '1' :<br>al, '1' :<br>al, '1' :<br>al, '1' :<br>al, '1' : | = invei<br>= invei<br>= invei | rted)<br>rted)<br>rted) |     |     |     |     |     |

Table 3: Measurement Configuration HALIOS<sup>®</sup> Clock

E909.06

### HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011

Register Current Configuration Phase A (0x06)

|                 | MSB   |   |   |   |   |   |     |     |     |     |     |     |     |     |     | LSB |
|-----------------|---|---|---|---|---|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Content         |   |   |   |   |   |   | 9:5 |     |     |     |     | 4:0 | 3   | 2   | 1   | 0   |
| Reset value     | 0   | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R   | R | R | R | R | R | R/W |
| External access | R   | R | R | R | R | R | R/W |
| Bit Description | 9:5 : OFF: Offset phase A<br>4:0 : RNG: Range phase A |   |   |   |   |   |     |     |     |     |     |     |     |     |     |     |

Table 4: Current Configuration Phase A

### Register Current Configuration Phase B (0x08)

|                 | MSB   |   |   |   |   |   |     |     |     |     |     |     |     |     |     | LSB |
|-----------------|---|---|---|---|---|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Content         |   |   |   |   |   |   | 9:5 |     |     |     |     | 4:0 | 3   | 2   | 1   | 0   |
| Reset value     | 0   | 0 | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R   | R | R | R | R | R | R/W |
| External access | R   | R | R | R | R | R | R/W |
| Bit Description | 9:5 : OFF: OFFSET phase B<br>4:0 : RNG: RANGE phase B |   |   |   |   |   |     |     |     |     |     |     |     |     |     |     |

Table 5: Current Configuration Phase B

### Register Current Configuration Compensator Offset (0x0A))

|                 | MSB |   |   |   |      |     |     |     |   |     |     |     |     |     |     | LSB |
|-----------------|-----|---|---|---|------|-----|-----|-----|---|-----|-----|-----|-----|-----|-----|-----|
| Content         |     |   |   |   | 11:8 |     |     |     |   | 6:0 |     |     |     |     |     |     |
| Reset value     | 0   | 0   | 0 | 0 | 0    | 0   | 0   | 0   | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R   | R   | R | R | R/W  | R/W | R/W | R/W | R | R/W |
| External access | R   | R R R R/W R/W R/W R/W R R/W R/W R/W R/W                                 |   |   |      |     |     |     |   |     |     |     |     |     |     |     |
| Bit Description |     | 11:8 : DC_OFFSET current LEDC (4 Bit)<br>6:0 : OFFSET compensation LEDC |   |   |      |     |     |     |   |     |     |     |     |     |     |     |

Table 6: Current Configuration Compensator Offset

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# E909.06

# HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011

|                 | MSB  |                                 |   |   |   |   |     |   |   |   |   |   |   |   |   | LSB |
|-----------------|--|---------------------------------|---|---|---|---|-----|---|---|---|---|---|---|---|---|-----|
| Content         | 15:<br>12  |                                 |   |   |   |   | 9:0 |   |   |   |   |   |   |   |   |     |
| Reset value     | 0  | 0                               | 0 | 0 | 0 | 0 | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   |
| Internal access | R  | R R R R R R R R R R R R R R R R |   |   |   |   |     |   |   |   |   |   |   |   |   |     |
| External access | R  | R R R R R R R R R R R R R R R R |   |   |   |   |     |   |   |   |   |   |   |   |   |     |
| Bit Description | 15:12 : STZ: Stepsize integrator<br>9:0 : COUNT: Integrator value from the measurement |                                 |   |   |   |   |     |   |   |   |   |   |   |   |   |     |

Register Measurement Result: Counter Value (0x0C)

Table 7: Measurement Result: Counter Value

### Register Measurement Result: Mean Value (0x0E)

|                 | MSB           |  |   |   |      |   |   |   |   |   |   |   |   |   |   | LSB |
|-----------------|---------------|--|---|---|------|---|---|---|---|---|---|---|---|---|---|-----|
| Content         | 15:<br>12     |  |   |   | 11:0 |   |   |   |   |   |   |   |   |   |   |     |
| Reset value     | 0             | 0  | 0 | 0 | 0    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   |
| Internal access | R             | R  | R | R | R    | R | R | R | R | R | R | R | R | R | R | R   |
| External access | R             | R  | R | R | R    | R | R | R | R | R | R | R | R | R | R | R   |
| Bit Description | 15:12<br>11:0 | 15:12 : STZ: Stepsize integrator<br>11:0 : MEAN: Mean value from the measurement |   |   |      |   |   |   |   |   |   |   |   |   |   |     |

Table 8: Measurement Result: Mean Value

### Register Interrupt (0x10)

|                 | MSB   |      |  |   |   |   |     | LSB |
|-----------------|---|------|--|---|---|---|-----|-----|
| Content         |   |      |  |   |   |   | 1   | 0   |
| Reset value     | 0   | 0    | 0                                      | 0 | 0 | 0 | 0   | 0   |
| Internal access | R   | R    | R                                      | R | R | R | R/W | R/W |
| External access | R   | R    | R                                      | R | R | R | R/W | R/W |
| Bit Description | 1 : CLHALI:<br>0 - no influ<br>1 - clear HA<br>0 : HALIE: H<br>0 - interrup<br>1 - interrup | ence | 9S® interrupt<br>rupt<br>errupt enable |   |   |   |     |     |

Table 9: Interrupt

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

Register Preamplifier Configuration (0x12)

|                 | MSB  |  |  |  |   |   |   |   |   |   |  |   |        |                                |         | LSB        |
|-----------------|--|--|--|--|---|---|---|---|---|---|--|---|--------|--------------------------------|---------|------------|
| Content         | 15   | 14   | 13   | 12   | 11  | 10  | 9   | 8   | 7   | 6   | 5  | 4   | 3      | 2                              | 1       | 0          |
| Reset value     | 0  | 0  | 0  | 0  | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0   | 0      | 0                              | 0       | 0          |
| Internal access | R/W  | R/W  |  |  |   |   |   |   |   |   |  |   |        |                                |         |            |
| External access | R/W  | / R/W R/W R/W R/W R/W R/W R/W R/W R/W R/   |  |  |   |   |   |   |   |   |  |   |        |                                |         |            |
| Bit Description | ('0' =<br>14 : E<br>13 : E<br>12 : E<br>11 : L<br>10 : S<br>Note<br>9 : Se<br>Note<br>8:7 : S<br>"00"<br>"01"<br>"11"<br>6 : Sv<br>5 : Sv<br>4 : Pc<br>inver<br>3 : 1.<br>2 : 1.<br>1 : 1.<br>0 : 1. | PM lo<br>Bias cu<br>Bias cu<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>Deacti<br>D | w and<br>irrent<br>irrent<br>vate C<br>betwee<br>availab<br>etwee<br>availab<br>ampli<br>AN Inp<br>(A Inp<br>of the<br>o' = no | l fast, '<br>of pre-<br>of pre-<br>jyrato<br>jyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>iyrato<br>i<br>ficatic<br>fier AI<br>fier AI<br>fier AI<br>fier AI<br>fier AI | 1' = P/<br>amplif<br>amplif<br>r at A/<br>tical a<br>versior<br>ical an<br>versior<br>on of 3 | M high<br>fier mo<br>fier lov<br>N input<br>Ind cap<br>Ind ca | w IB =<br>t: ('0' =<br>pacitiv<br>d versi<br>acitive<br>d versi<br>e AMF<br>= off)<br>1. stag<br>d) | slow)<br>IB = ('<br>('0' = 1<br>= on, '1<br>= on, '1<br>re gyrat<br>on 3<br>e gyrat | 0' = 30<br>.0uA, '<br>' = off<br>' = off<br>tor at<br>tor at<br>or at I | 0uA, '1<br>1' = 2ı<br>)<br>AN in:<br>AN inp | ' = 10<br>µA) if E<br>put: ('<br>ut: ('0 | uA) if I<br>3it14=<br>'0' = op<br>' = opt | Bit13= | '1' = ca<br>L' = cap<br>Polari | pacitiv | ive)<br>e) |

Table 10: Preamplifier Configuration

Register Send Frequency Select (0x14)

|                 | MSB |   |   |   |   |   |   |   |   |   |   |   |   |     |     | LSB |
|-----------------|-----|---|---|---|---|---|---|---|---|---|---|---|---|-----|-----|-----|
| Content         |     |   |   |   |   |   |   |   |   |   |   |   |   | 2:0 |     |     |
| Reset value     | 0   | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1   | 0   | 0   |
| Internal access | R   | R   | R | R | R | R | R | R | R | R | R | R | R | R/W | R/W | R/W |
| External access | R   | R   | R | R | R | R | R | R | R | R | R | R | R | R/W | R/W | R/W |
| Bit Description |     | 2:0 : HALIOS® send frequency select<br>SendFreq (sfreq)<br>frequency = FSYS/(sfreq*16)<br>sfreq range 37<br>reset value: 0x0004 |   |   |   |   |   |   |   |   |   |   |   |     |     |     |

Table 11: Send Frequency Select


# 5 Microcontroller EL16H6

The EL16H6 is based on a 16-bit RISC CPU core. It includes a 30Kx22 (60 Kbyte) FLASH Memory with 6 bit CRC checksum per 16 bit word and a 1.5Kx18 (3 Kbyte) SRAM with byte write support. It provides up to 16 general purpose I/O's, one synchronous Serial Peripheral Interface (SPI) and one asynchronous Serial Interface (SCI). SPI and SCI can be mapped to the IO port or to the D2D port. Furthermore a 32 bit timer and a watchdog are included. As the system clock source either an on-chip oscillator or a crystal oscillator can be selected. ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

| Data Sheet | QM-No.: 25DS0049E.02 |
|------------|----------------------|
|------------|----------------------|

# E909.06

### HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011





# 5.1 Feature List

- RISC architecture with 27 instructions and 7 addressing modes
- 16 registers including PC, SP and status register
- 16 bit address range
- Word and byte addressing
- Interrupt support
- Standby and stop mode support
- Automatic bus ready handling
- Debugging support (JTAG interface)
- 3 hardware breakpoint triggers
- Failsafe architecture

# 5.2 Debugging

To access the debug structures of the EL16 CPU a 4-wire standard JTAG interface is used. The JTAG interface can be accessed via GPIO pins when the TEST\_MODE pin is set to one. TEST\_MODE pin set to zero resets all test and debug structures and the IC operates in normal mode.

The EL16 embedded breakpoint logic provides the following features:

- 3 breakpoint triggers
- Each trigger can match a separate address or data bus value
- A trigger value compare mask can be defined
- Trigger can match a greater, smaller, equal or non equal value
- Trigger can be configured for read / write or instruction fetch / non instruction fetch bus cycles
- Triggers can be combined (trigger dependency)
- All breakpoints can be used for stepping and run-stop a program

# 5.3 CPU Registers

The EL16 contains 16 registers (R0 to R15) including Program Counter, Stack Pointer and Status Register. *ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.* 

| ELMOS Semiconductor AG | Data Sheet | QM-No.: 25DS0049E.02 |
|------------------------|------------|----------------------|
|------------------------|------------|----------------------|

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

# 5.3.1 Program Counter (PC)

The 16-bit Program Counter (PC/R0) points to the next instruction to be executed. Each instruction uses an even number of bytes (two, four, or six), and the PC is incremented accordingly. Instruction accesses in the 64-KB address space are performed on word boundaries, and the PC is aligned to even addresses. The PC can be addressed with all instructions and addressing modes.

# 5.3.2 Stack Pointer (SP)

The Stack Pointer (SP/R1) is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a pre-decrement, post-increment scheme. In addition, the SP can be used by software with all instructions and addressing modes. The SP is initialized into RAM by the user, and is aligned to even addresses.

# 5.3.3 Status Register (SR)

The Status Register (SR/R2), used as a source or destination register, can be used in the register mode only addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator.

| Register Name   | Address | Description |
|-----------------|---------|-------------|
| Status Register | SR/R2   |             |

Register Status Register (SR/R2)

| Bit             | 15  | 14                                    | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-----|---------------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0   | 0                                     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W | R/W                                   | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R   | R                                     | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   |
| Bit Description |     | : CLK (<br>: CPU<br>: GIE<br>: N<br>Z |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

Table 12: Send Frequency Select

V: Overflow bit

This bit is set when the result of an arithmetic operation overflows the signed-variable range.

CLKOFF: Stop flag CPU clock gated

**CPUOFF**: Standby flag CPU halted

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Data Sheet

**GIE**: Global Interrupt Enable

### N: Negative bit

This bit is set when the result of a byte or word operation is negative and cleared when the result is not negative. Word operation: N is set to the value of bit 15 of the result Byte operation: N is set to the value of bit 7 of the result

### Z: Zero bit

This bit is set when the result of a byte or word operation is 0 and cleared when the result is not 0.

**C**: Carry bit This bit is set when the result of a byte or word operation produced a carry and cleared when no carry occurred.

# 5.3.4 Constant Generation Registers CG1 and CG2

Six commonly-used constants are generated with the constant generator registers R2 and R3, without requiring an additional 16-bit word of program code. The constants are selected with the source-register addressing modes (As), as described in the table below:

| Register Name  | As | Value  | Remarks                   |
|----------------|----|--------|---------------------------|
| R2             | 00 | -      | register mode (access R2) |
| R2             | 01 | (0)    | used for absolute         |
| κ <sub>2</sub> | 01 | (0)    | address mode              |
| R2             | 10 | 0x0004 | constant +4               |
| R2             | 11 | 0x0008 | constant +8               |
| R3             | 00 | 0x0000 | constant 0                |
| R3             | 01 | 0x0001 | constant +1               |
| R3             | 10 | 0x0002 | constant +2               |
| R3             | 11 | 0xFFFF | constant -1               |

The constant generator advantages are:

No special instructions required No additional code word for the six constants No code memory access required to retrieve the constant

The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.

# 5.3.5 General-Purpose Register R4 - R15

The twelve registers, R4-R15, are general-purpose registers. All of these registers can be used as data registers or address pointers and can be used with byte or word instructions.

| ELMOS Semiconductor AG | Data Sheet | QM-No.: 25DS0049E.02 |
|------------------------|------------|----------------------|
|                        |            |                      |

## 5.4 Addressing Modes

Seven addressing modes for the source operand and four addressing modes for the destination operand can address the complete address space with no exceptions. The bit numbers in the table below describe the contents of the As (source) and Ad (destination) mode bits.

| As/Ad | Addressing Mode            | Syntax | Description  |
|-------|----------------------------|--------|--|
| 00/0  | Register mode              | Rn     | Register contents are operand  |
| 01/1  | Indexed mode               | X(Rn)  | (Rn + X) point to the operand. X is stored in the next word.   |
| 01/1  | Symbolic mode              | ADDR   | (Rn + X) point to the operand. X is stored in the next word. Indexed mode X(PC) is used.                                   |
| 01/1  | Absolute mode              | &ADDR  | (Rn + X) point to the operand. X is stored in the next word. Indexed mode X(0) is used.                                    |
| 10/-  | Indirect Register<br>mode  | @Rn    | Rn is used as a pointer to the   |
| 11/-  | Indirect auto<br>increment | @Rn+   | Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions |
| 11/-  | Immediate mode             | #N     | The word following the instruction contains the immediate constant N. Indirect auto-increment mode @PC+ is used.           |

## 5.5 EL16 Instruction Set

The complete EL16 instruction set consists of 27 instructions. There are three instruction formats:

- Dual-operand
- Single-operand
- Jump

All dual-operand and single-operand instructions can be byte or word instructions by using .B or .W extensions. Byte instructions are used to access byte data. Word instructions are used to access word data. If no explicit extension is used, the instruction is a word instruction.

The source and destination of an instruction are defined by the following fields:

| Abbr. | Description  |
|-------|--|
| src   | The source operand defined by As and S-reg   |
| dst   | The destination operand defined by Ad and D-reg  |
| As    | The addressing bits responsible for the addressing mode used for the source (src)      |
| S-reg | The working register used for the source (src)   |
| Ad    | The addressing bits responsible for the addressing mode used for the destination (dst) |
| D-reg | The working register used for the destination (dst)                                    |
| B/W   | Byte or word operation: 0: word operation, 1: byte operation                           |

| 15 | 14 | 13 | 12 | 11 | 10  | 9   | 8 | 7  | 6         | 5      | 4      | 3   | 2     | 1      | 0    | Mnemonic  |
|----|----|----|----|----|-----|-----|---|----|-----------|--------|--------|-----|-------|--------|------|-----------|
| 0  | 0  | 0  | 0  | 0  | 0   |     |   |    |           |        |        |     |       |        |      |           |
|    |    |    |    |    |     | 0   | 0 | 0  | 0         |        |        |     |       |        |      | RRC       |
|    |    |    |    |    |     | 0   | 0 | 0  | 1         |        |        |     |       |        |      | RRC.B     |
|    |    |    |    |    |     | 0   | 0 | 1  | 0         |        |        |     |       |        |      | SWP.B     |
|    |    |    |    |    |     | 0   | 0 | 1  | 1         |        |        |     |       |        |      |           |
|    |    |    |    |    |     | 0   | 1 | 0  | 0         |        |        |     |       |        |      | RRA       |
|    |    |    |    |    |     | 0   | 1 | 0  | 1         |        |        |     |       |        |      | RRA.B     |
|    |    |    |    |    |     | 0   | 1 | 1  | 0         |        |        |     |       |        |      | SXT       |
| 0  |    |    | 1  | 0  | 0   | 0   | 1 | 1  | 1         | ۸. d   | /A c   | ,   | D Pog | /C Dov | -    |           |
| 0  | 0  | 0  | 1  | 0  |     | 1   | 0 | 0  | 0         | Au     | /As    | '   | р-кед | /S-Re  | 5    | PUSH      |
|    |    |    |    |    |     | 1   | 0 | 0  | 1         |        |        |     |       |        |      | PUSH.B    |
|    |    |    |    |    |     | 1   | 0 | 1  | 0         |        |        |     |       |        | CALL |           |
|    |    |    |    |    |     | 1   | 0 | 1  | 1         |        |        |     |       |        |      |           |
|    |    |    |    |    |     | 1   | 1 | 0  | 0         |        |        |     |       |        | RETI |           |
|    |    |    |    |    |     | 1   | 1 | 0  | 1         |        |        |     |       |        |      |           |
|    |    |    |    |    |     | 1   | 1 | 1  | 0         |        |        |     |       |        |      |           |
|    |    |    |    |    |     | 1   | 1 | 1  | 1         |        |        |     |       |        |      |           |
|    |    |    |    | 0  | 1   |     |   | 0  |           |        |        |     |       |        |      |           |
| 0  | 0  | 0  | 1  | 1  | 0   |     |   |    |           |        |        |     |       |        |      |           |
|    |    |    |    | 1  | 1   |     |   |    |           |        |        |     |       |        |      |           |
|    |    |    | 0  | 0  | 0   |     |   |    |           |        |        |     |       |        |      | JNZ / JNE |
|    |    |    | 0  | 0  | 1   | ]   |   |    |           |        |        |     |       |        |      | JZ / JEQ  |
|    |    |    | 0  | 1  | 0   | ]   |   |    | JNC / JLO |        |        |     |       |        |      |           |
| _  |    | 1  | 0  | 1  | 1   | ]   |   |    | 10        | D:1 D  |        | 4   |       |        |      | JC / JHS  |
| 0  | 0  | 1  | 1  | 0  | 0   | ]   |   |    | IC        | -BIT P | C Offs | set |       |        |      | JN        |
|    |    |    | 1  | 0  | 1   | ]   |   |    |           |        |        |     |       |        |      | JGE       |
|    |    |    | 1  | 1  | 0   | ]   |   |    |           |        |        |     |       |        |      | JL        |
|    |    |    | 1  | 1  | 1   | ]   |   |    |           |        |        |     |       |        |      | JMP       |
| 0  | 1  | 0  | 0  |    |     |     |   |    |           |        |        |     |       |        |      | MOV       |
| 0  | 1  | 0  | 1  |    |     |     |   |    |           |        |        |     |       |        |      | ADD       |
| 0  | 1  | 1  | 0  |    |     |     |   |    |           |        |        |     |       |        |      | ADDC      |
| 0  | 1  | 1  | 1  |    |     |     |   |    |           |        |        |     |       |        |      | SUBC      |
| 1  | 0  | 0  | 0  |    |     |     |   |    |           |        |        |     |       |        |      | SUB       |
| 1  | 0  | 0  | 1  |    | с г | 200 |   |    | B/        |        | 1.6    |     |       | Dog    |      | CMP       |
| 1  | 0  | 1  | 0  |    | 2-ŀ | Reg |   | Ad | B/<br>W   |        | \s     |     | D-I   | Reg    |      | DADD      |
| 1  | 0  | 1  | 1  |    |     |     |   |    |           |        |        |     |       |        |      | BIT       |
| 1  | 1  | 0  | 0  |    |     |     |   |    |           |        |        |     |       |        |      | BIC       |
| 1  | 1  | 0  | 1  |    |     |     |   |    |           |        |        |     |       |        |      | BIS       |
| 1  | 1  | 1  | 0  |    |     |     |   |    |           |        |        |     |       |        |      | XOR       |
| 1  | 1  | 1  | 1  |    |     |     |   |    |           |        |        |     |       |        |      | AND       |

The following tables shows coding of the 16 bit op-code:

Figure 9: Coding of the 16 bit op-code

| Mnemonic      | Parameters | Description                                 |                                      | V  | N   | Z | c  |
|---------------|------------|---|--------------------------------------|----|-----|---|----|
| ADC(.B)**     | dst        | Add C to destination                        | dst + C -> dst                       | *  | *   | * | *  |
| ADD(.B)       | src, dst   | Add source to destination                   | src + dst -> dst                     | *  | *   | * | *  |
| ADDC(.B)      | src, dst   | Add source to C and destination             | src + dst + C -> dst                 | *  | *   | * | *  |
| AND(.B)       | src, dst   | AND source and destination                  | src AND dst -> dst                   | 0  | *   | * | *  |
| BIC(.B)       | src, dst   | Clear bits in destination                   | NOT(src) AND dst -> dst              | -  | -   | - | 1. |
| BIS(.B)       | src, dst   | Set bits in destination                     | src OR dst -> dst                    | -  | -   | - | ١. |
| BIT(.B)       | src, dst   | Test bits in destination                    | src AND dst                          | 0  | *   | * | *  |
| BR            | dst        | Branch to destination                       | dst -> PC                            | -  | -   | - | Ι. |
| CALL          | dst        | Call destination                            | SP-2 -> SP, PC+2 -> @SP, dst -> PC   | -  | -   | - | Ι. |
| CLR (.B)**    | dst        | Clear destination 0                         | 0 -> dst                             |    | -   | - | Ι. |
| CLRC**        |            | Clear C 0                                   | 0 -> C                               | +_ | -   | _ | (  |
| CLRN**        |            | Clear N 0                                   | 0 -> N                               | -  | 0   |   | Ľ  |
| CLRZ**        |            | Clear Z 0                                   | 0 -> Z                               |    | -   | 0 |    |
| CMP (.B)      | src, dst   |   | dst - src                            | *  | -   | * | ,  |
| . ,           | - ·        | Compare source and destination              |                                      |    | *   | * |    |
| DADC (.B)**   | dst        | Add C decimally to destination              | dst + C -> dst                       | 0  | *   |   |    |
| DADD (.B)     | src, dst   | Add source and C decimally to destination   | src + dst + C -> dst                 | 0  | *   | * |    |
| DEC (.B)**    | dst        | Decrement destination                       | dst -1 -> dst                        | *  | *   | * |    |
| DECD (.B)**   | dst        | Double decrement destination                | dst -2 -> dst                        |    |     | * | -  |
| DINT**        |            | Disable interrupts 0                        | 0 -> GIE                             | -  | -   | - |    |
| EINT**        |            | Enable interrupts 1                         | 1 -> GIE                             | -  | -   | - |    |
| INC (.B)      | dst        | Increment destination                       | dst +1 -> dst                        | *  | *   | * |    |
| INCD (.B)**   | dst        | Double increment destination                | dst +2 -> dst                        | *  | *   | * |    |
| INV (.B)**    | dst        | Invert destination                          | NOT(dst) -> dst                      | *  | *   | * |    |
| JC / JHS      | label      | Jump if C set / Jump if higher or same      | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| JZ / JEQ      | label      | Jump if Z set / Jump if equal               | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| JGE           | label      | Jump if greater or equal                    | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| JL            | label      | Jump if less                                | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| JMP           | label      | Jump  | PC + 2 * offset -> PC                | -  | -   | - |    |
| JN            | label      | Jump if N set / Jump if negative            | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| JNC /JLO      | label      | Jump if C not set / Jump if lower           | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| JNZ / JNE     | label      | Jump if Z not set / Jump if equal           | if (condition) PC + 2 * offset -> PC | -  | -   | - |    |
| ,<br>MOV (.B) | src, dst   | Move source to destination                  | src -> dst                           | -  | -   | - |    |
| NOP           |            | No operation                                |                                      | -  | -   | - |    |
| POP (.B)**    | dst        | Pop item from stack to destination          | @SP+ -> dst                          | -  | -   | - |    |
| PUSH (.B)     | src        | Push source onto stack                      | SP -2 -> SP, src -> SP               | -  | -   | - |    |
| RET**         |            | Return from subroutine                      | @SP -> PC                            | -  | -   | - | Ι. |
| RETI          |            | Return from interrupt                       | @SP -> SR, @SP+ -> PC                | *  | *   | * |    |
|               | dst        | Rotate left arithmetically                  | dst * 2 -> dst                       | *  | *   | * |    |
| RLA (.B)**    |            |   |                                      | *  | *   | * | ,  |
| RLC (.B)**    | dst        | Rotate left through C                       | dst * 2 -> dst, C -> LSB(dst)        |    | *   | * |    |
| RRA (.B)      | dst        | Rotate right arithmetically                 | $dst/2 \rightarrow dst$              | 0  | *   | * |    |
| RRC (.B)      | dst        | Rotate right through C                      | dst / 2 -> dst, C -> MSB(dst)        | 0  | *   | * |    |
| SBC (.B)**    | dst        | Subtract not(C) from destination            | dst + NOT(0) + C -> dst              | _  | , " |   |    |
| SETC**        |            | Set C                                       | 1 -> C                               | -  | -   | - | :  |
| SETN**        |            | Set N                                       | 1 -> N                               | -  | 1   | - |    |
| SETZ**        |            | Set Z                                       | 1 -> Z                               | -  | -   | 1 |    |
| SUB (.B)      | src, dst   | subtract source from destination            | dst + NOT(src) + 1 -> dst            | *  | *   | * | 1  |
| SUBC (.B)**   | src, dst   | subtract source and not(C) from destination | dst + NOT(src) + C -> dst            | *  | *   | * | 3  |
| SWPB          | dst        | Swap bytes                                  |                                      | -  | -   | - |    |
| SXT           | dst        | Extend sign                                 |                                      | 0  | *   | * |    |
| TST (.B)**    | dst        | Test destination                            | dst + NOT (0) + 1                    | 0  | *   | * |    |
| XOR(.B)       | src, dst   | Exclusive OR source and destination         | src XOR dst -> dst                   | *  | *   | * |    |

The table below shows a list of all instructions::

Figure 10: Instruction Set of EL16

ELMOS Semiconductor AG

# 5.5.1 EL16 Instruction Cycle Counts

| command type                         | operation                               | cycles      | cycles(dreg==PC) |
|--------------------------------------|---|-------------|------------------|
| MOV                                  | sreg -> dreg                            | 1           | 2                |
| DOUBLE                               | sreg x dreg -> dreg                     | 1           | 2                |
| MOV                                  | sreg -> Y(dreg) -> dreg                 | 3           |                  |
| DOUBLE                               | sreg x Y(dreg) -> Ydreg                 | 4           |                  |
| MOV                                  | @sreg -> dreg                           | 2           | 3                |
| DOUBLE                               | @sreg x dreg -> dreg                    | 2           |                  |
| MOV                                  | @sreg -> Y(dreg) -> dreg                | 4           |                  |
| DOUBLE                               | @sreg x Y(dreg) -> Ydreg                | 5           |                  |
| MOV                                  | @sreg+ -> dreg                          | 2           | 3                |
| DOUBLE                               | @sreg+ x dreg -> dreg                   | 2           |                  |
| MOV                                  | @sreg+ -> Y(dreg) -> dreg               | 4           |                  |
| DOUBLE                               | @sreg+ x Y(dreg) -> Ydreg               | 5           |                  |
| MOV<br>DOUBLE                        | Xsreg+ -> dreg<br>Xsreg+ x dreg -> dreg | 3           | 4 4              |
| MOV                                  | Xsreg+ -> Y(dreg) -> dreg               | 5           |                  |
| DOUBLE                               | Xsreg+ x Y(dreg) -> Ydreg               | 6           |                  |
| SINGLE<br>SINGLE<br>SINGLE<br>SINGLE | dreg<br>@dreg<br>@dreg+<br>Y(dreg)      |             | 2                |
| JUMP<br>RETI<br>IRCQ                 |   | 2<br>3<br>4 |                  |
| PUSH                                 | reg                                     | 3           |                  |
| PUSH                                 | @reg                                    | 4           |                  |
| PUSH                                 | @reg+                                   | 4           |                  |
| PUSH                                 | X(reg)                                  | 5           |                  |
| CALL                                 | reg                                     | 3           |                  |
| CALL                                 | @reg                                    | 4           |                  |
| CALL                                 | @reg+                                   | 4           |                  |
| CALL                                 | X(reg)                                  | 5           |                  |

Figure 11: EL16 Instruction Cycle Counts

SINGLE includes RRC, RRA, SWPB and SXT DOUBLE includes all double operand instructions except MOV

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

E909.06

### HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011

### 5.6 Memory Description

### 5.6.1 Memory Map




Figure 12: Memory Map

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

### 5.6.2 Base Address Table

| Base address | Size   | Module name                   |
|--------------|--------|-------------------------------|
| 0x1000       | 0xF000 | FLASH address                 |
| 0x0400       | 0x0C00 | SRAM address                  |
| 0x0200       | 0x0200 | reserved                      |
| 0x01E0       | 0x0020 | Design Ident Module           |
| 0x01C0       | 0x0020 | Memory Protection Module      |
| 0x01A0       | 0x0020 | Analog Control Module         |
| 0x0180       | 0x0020 | FLASH Control Module          |
| 0x0160       | 0x0020 | I <sup>2</sup> C Interface    |
| 0x0140       | 0x0020 | Interrupt Control Module      |
| 0x0120       | 0x0020 | Multiplier Module             |
| 0x0100       | 0x0020 | reserved                      |
| 0x00E0       | 0x0020 | Timer 1                       |
| 0x00C0       | 0x0020 | Timer 0 (Window-Watchdog)     |
| 0x00A0       | 0x0020 | SPI Module                    |
| 0x0080       | 0x0020 | LIN-SCI Module                |
| 0x0060       | 0x0020 | GPIO Module                   |
| 0x0040       | 0x0020 | HALIOS <sup>®</sup> Interface |
| 0x0020       | 0x0020 | reserved                      |
| 0x0000       | 0x0020 | reserved                      |

The differences in base addresses for the 3 additional devices of the EL16H6 versions are described in the tables below.

| Base address | Size   | Module name |
|--------------|--------|-------------|
| 0x8000       | 0x8000 | FLASH       |
| 0x1000       | 0x7000 | reserved    |
| 0x0800       | 0x0800 | SRAM        |
| 0x0400       | 0x0400 | reserved    |

| Base address | Size   | Module name |
|--------------|--------|-------------|
| 0xC000       | 0x4000 | FLASH       |
| 0x1000       | 0x3000 | reserved    |
| 0x0C00       | 0x0400 | SRAM        |
| 0x0400       | 0x0800 | reserved    |

| Base address | Size   | Module name |
|--------------|--------|-------------|
| 0xE000       | 0x2000 | FLASH       |
| 0x1000       | 0xD000 | reserved    |
| 0x0E00       | 0x0200 | SRAM        |
| 0x0400       | 0x0A00 | reserved    |

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

**ELMOS Semiconductor AG** 

### HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011

5.6.3 FLASH EL16H6

- Main block size: up to 30K x 22 bit (60Kbyte) CRC protected
  - ► V4: 120 pages (60KByte)
  - ► V3: 64 pages (32KByte)
  - V2: 32 pages (16KByte)
  - ► V1: 16 pages (8KByte)
  - 256 words per page
  - ▶ 8 rows per page -> 32 words per row
  - Page erase support
- See TSMC FLASH documentation for timing details
  - 20 ms page erase
  - 200 ms mass erase
  - About 30 μs programming time per word

FLASH CRC calculation

- CRC polynomial: x<sup>6</sup> + x<sup>4</sup> + x<sup>3</sup> + x<sup>2</sup> + x<sup>1</sup> + 1
- Hamming distance: 4 (1 bit error correctable, 2 bit errors detectable)
- Frased FLASH words will cause an uncorrectable bit error when read, which asserts a reset

### 5.6.4 SRAM EL16H6

- Size: up to 1.5K x 18Bit (3KByte)
  - ► V4: 3KByte
  - ► V3: 2KByte
  - ► V2: 1KByte
  - ▶ V1: 512Byte
- Byte write enable support
- Each byte is extended by a parity bit

# 5.7 Design Ident Module

The Design Ident Module of the EL16H6 contains following information:

- Design Ident (split into 4x16 bit words), a unique number which identifies every single device
- Design Version Code

All information are read only.

# 5.7.1 Design Ident Module Registers

| Register Name  | Address | Description |
|----------------|---------|-------------|
| Design Ident 0 | 0x00    |             |
| Design Ident 1 | 0x02    |             |
| Design Ident 2 | 0x04    |             |
| Design Ident 3 | 0x06    |             |
| Version        | 0x08    |             |

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Data Sheet

E909.06

### Register Design Ident 0 (0x00)

| Bit             | 15   | 14                    | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|------|-----------------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0    | 0                     | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R    | R                     | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R    | R                     | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 15:0 | L5:0 : Design Ident 0 |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Table 13: Send Frequency Select

### Register Design Ident 1 (0x02)

| Bit             | 15   | 14                    | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|------|-----------------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0    | 0                     | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R    | R                     | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R    | R                     | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 15:0 | .5:0 : Design Ident 1 |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Table 14: Design Ident 1

#### Register Design Ident 2 (0x04)

| Bit             | 15   | 14                    | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|------|-----------------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0    | 0                     | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R    | R                     | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R    | R                     | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 15:0 | 15:0 : Design Ident 2 |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Table 15: Design Ident 2

#### Register Design Ident 3 (0x06)

| Bit             | 15   | 14     | 13     | 12   | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|------|--------|--------|------|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0    | 0      | 0      | 0    | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R    | R      | R      | R    | R  | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R    | R      | R      | R    | R  | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 15:0 | : Desi | gn Ide | nt 3 |    |    |   |   |   |   |   |   |   |   |   |   |

Table 16: Design Ident 3

Register Version (0x08)

| Bit             | 15                         | 14  | 13          | 12     | 11  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----------------------------|---|-------------|--------|-----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0                          | 0   | 0           | 0      | 0   | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R                          | R   | R           | R      | R   | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R                          | R   | R           | R      | R   | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | V1 - (<br>V2 - (<br>V3 - ( | : Desig<br>0x000<br>0x002<br>0x001<br>0x003 | 0<br>5<br>A | sion C | ode |    |   |   |   |   |   |   |   |   |   |   |

Table 17: Version

### **5.8 Memory Protection Module**

- Op-code execute area configuration (granularity: 1KByte, 64 areas)
- Stack area configuration (granularity: 256Byte, 12 areas)
- Invalid module register address handling

NOTE: In versions smaller then EL16H6V4 activation of non existent memory areas in Op-code Execute Enable Registers and Stack Enable Register have no effect.

### 5.8.1 Memory Protection Module Registers

| Register Name            | Address | Description |
|--------------------------|---------|-------------|
| Op-code execute enable 0 | 0x00    |             |
| Op-code execute enable 1 | 0x02    |             |
| Op-code execute enable 2 | 0x04    |             |
| Op-code execute enable 3 | 0x06    |             |
| Failure address value    | 0x08    |             |
| Stack enable             | 0x0A    |             |
| Invalid address value    | 0x0C    |             |
| Interrupt clear          | 0x0E    |             |

Register op-code execute enable 0 (0x00)

| Bit             | 15  | 14  | 13   | 12                                 | 11         | 10         | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|---|---|--|------------------------------------|------------|------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 1   | 1   | 1  | 1                                  | 1          | 1          | 1   | 1   | 1   | 1   | 1   | 1   | 0   | 0   | 0   | 0   |
| Internal access | R/W   | R/W   | R/W  | R/W                                | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W   | R/W  | R/W                                | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | :<br>1 : ar<br>0 : ar<br>enab<br>0 - e><br>1 - e><br>area | ea 0x(<br>ea 0x(<br>le<br>(ecutio<br>(ecutio<br>size: 1 | x3000<br>0400 t<br>0000 t<br>on of c<br>on of c<br>KByte<br>: 0xFF | o 0x0<br>o 0x0<br>op-coc<br>op-coc | 7FE<br>3FE | ied<br>wed |     |     |     |     |     |     |     |     |     |     |

Table 18: Op-code execute enable 0

Register op-code execute enable 1 (0x02)

| Bit             | 15  | 14   | 13  | 12                                 | 11         | 10         | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|---|--|---|------------------------------------|------------|------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 1   | 1  | 1   | 1                                  | 1          | 1          | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| Internal access | R/W   | R/W  | R/W   | R/W                                | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W  | R/W   | R/W                                | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | :<br>1 : ar<br>0 : ar<br>enab<br>0 - e><br>1 - e><br>area | ea 0x4<br>ea 0x4<br>le<br>kecutio<br>size: 1 | x7000<br>4400 t<br>4000 t<br>500 of c<br>500 of c<br>KByte<br>:: 0xFF | o 0x4<br>o 0x4<br>op-coc<br>op-coc | 7FE<br>3FE | ied<br>wed |     |     |     |     |     |     |     |     |     |     |

Table 19: Op-code execute enable 1

Register op-code execute enable 2 (0x04)

| Bit             | 15  | 14   | 13               | 12  | 11         | 10         | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|---|--|------------------|-----|------------|------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 1   | 1  | 1                | 1   | 1          | 1          | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| Internal access | R/W   | R/W  | R/W              | R/W | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W  | R/W              | R/W | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | :<br>1 : ar<br>0 : ar<br>enab<br>0 - e><br>1 - e><br>area | ea 0x8<br>ea 0x8<br>le<br>kecutio<br>size: 1 | 3400 t<br>3000 t |     | 7FE<br>3FE | ied<br>wed |     |     |     |     |     |     |     |     |     |     |

Table 20: Op-code execute enable 2

Register op-code execute enable 3 (0x06)

| Bit             | 15  | 14   | 13               | 12  | 11         | 10         | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|---|--|------------------|-----|------------|------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 1   | 1  | 1                | 1   | 1          | 1          | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| Internal access | R/W   | R/W  | R/W              | R/W | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W  | R/W              | R/W | R/W        | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | :<br>1 : ar<br>0 : ar<br>enab<br>0 - ex<br>1 - ex<br>area | ea 0x0<br>ea 0x0<br>le<br>kecutio<br>size: 1 | 2400 t<br>2000 t |     | 7FE<br>3FE | ied<br>wed |     |     |     |     |     |     |     |     |     |     |

Table 21: Op-code execute enable 3

#### Register failure address value (0x08)

| Bit             | 15    | 14                         | 13     | 12     | 11 | 10      | 9       | 8     | 7     | 6      | 5     | 4      | 3       | 2       | 1      | 0      |
|-----------------|-------|----------------------------|--------|--------|----|---------|---------|-------|-------|--------|-------|--------|---------|---------|--------|--------|
| Reset value     | 0     | 0                          | 0      | 0      | 0  | 0       | 0       | 0     | 0     | 0      | 0     | 0      | 0       | 0       | 0      | 0      |
| Internal access | R     | R                          | R      | R      | R  | R       | R       | R     | R     | R      | R     | R      | R       | R       | R      | R      |
| External access | R     | R                          | R      | R      | R  | R       | R       | R     | R     | R      | R     | R      | R       | R       | R      | R      |
| Bit Description | acces | : addr<br>ss, unc<br>value | lefine | d op-c |    | d failu | ire (ex | ecute | prote | ction, | stack | protec | tion, r | nisalię | gned 1 | .6 bit |

Table 22: Failure address value

Register stack enable (0x0A)

| Bit             | 15                     | 14               | 13                                  | 12             | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|------------------------|------------------|-------------------------------------|----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0                      | 0                | 0                                   | 0              | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| Internal access | R                      | R                | R                                   | R              | R/W |
| External access | R                      | R                | R                                   | R              | R/W |
| Bit Description | to<br>1 : ar<br>0 : ar | ea 0x(<br>ea 0x( | x0F00<br>0500 t<br>0400 t<br>: 0x0F | o 0x0<br>o 0x0 | 5FE |     |     |     | ·   |     |     |     |     | ·   |     |     |

Table 23: Stack enable

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

#### Register invalid address value (0x0C))

| Bit             | 15 | 14 | 13               | 12 | 11       | 10    | 9      | 8       | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----|----|------------------|----|----------|-------|--------|---------|------|---|---|---|---|---|---|---|
| Reset value     | 0  | 0  | 0                | 0  | 0        | 0     | 0      | 0       | 0    | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R  | R  | R                | R  | R        | R     | R      | R       | R    | R | R | R | R | R | R | R |
| External access | R  | R  | R                | R  | R        | R     | R      | R       | R    | R | R | R | R | R | R | R |
| Bit Description |    |    | ess of<br>: 0x00 |    | ivalid i | modul | e regi | ster ac | cess | × |   |   | · |   | · |   |

Table 24: Invalid address value

### Register interrupt clear (0x0E)

| Bit             | 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|--|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     |  |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Internal access |  |    |    |    |    |    |   |   |   |   |   | W | W | W | W | W |
| External access |  |    |    |    |    |    |   |   |   |   |   | W | W | W | W | W |
| Bit Description | 4 : undefined op-code IRQ clear (address of undefined op-code can be obtained by looking to<br>the return address stored in stack minus - 2)<br>0 - no influence<br>1 - clear interrupt<br>3 : misaligned 16 bit access IRQ clear<br>0 - no influence<br>1 - clear interrupt<br>2 : invalid address IRQ clear<br>0 - no influence<br>1 - clear interrupt<br>1 : stack protection IRQ clear<br>0 - no influence<br>1 - clear interrupt<br>0 : execute protection IRQ clear<br>0 - no influence<br>1 - clear interrupt<br>0 : execute protection IRQ clear<br>0 - no influence<br>1 - clear interrupt<br>0 : execute protection IRQ clear<br>0 - no influence<br>1 - clear interrupt |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Table 25: Interrupt clear

# 5.9 Analog Control Module

Controls clock and reset generator (CRG)

### 5.9.1 Analog Control Module Registers

| Register Name                  | Address | Description |  |  |  |  |
|--------------------------------|---------|-------------|--|--|--|--|
| Wake-up timer config           | 0x00    |             |  |  |  |  |
| Reset source status            | 0x0C    |             |  |  |  |  |
| Reset source status clear      | 0x0E    |             |  |  |  |  |
| Wake-up timer interrupt status | 0x14    |             |  |  |  |  |
| Wake-up timer interrupt clear  | 0x16    |             |  |  |  |  |

| ELMOS Semiconductor AG | Data Sheet |
|------------------------|------------|
|------------------------|------------|

Register wake-up timer config (0x00)

| Bit             | 15  | 14                          | 13                                 | 12  | 11  | 10  | 9   | 8   | 7 | 6             | 5      | 4       | 3    | 2   | 1   | 0   |
|-----------------|---|-----------------------------|------------------------------------|-----|-----|-----|-----|-----|---|---------------|--------|---------|------|-----|-----|-----|
| Reset value     | 0   | 0                           | 0                                  | 0   | 0   | 0   | 0   | 0   | 0 | 0             | 0      | 1       | 0    | 0   | 0   | 0   |
| Internal access | R/W   | R/W                         | R/W                                | R/W | R/W | R/W | R/W | R/W | R | R             | R      | R/W     | R/W  | R/W | R/W | R/W |
| External access | R/W   | R/W                         | R/W                                | R/W | R/W | R/W | R/W | R/W | R | R             | R      | R/W     | R/W  | R/W | R/W | R/W |
| Bit Description | must<br>4 : er<br>0 - tir<br>1 - tir<br>3:0 : | nable t<br>mer of<br>mer or | ritten<br>imer<br>f<br>n<br>value: |     |     |     |     |     |   | 5<br>· 1], wi | th tim | ier val | ue 0 | 15  |     |     |

Table 26: Wake-up timer config

#### Register reset source status (0x0C)

| Bit             | 15  | 14   | 13  | 12   | 11               | 10   | 9 | 8 | 7 | 6               | 5 | 4      | 3 | 2 | 1 | 0 |
|-----------------|---|--|---|--|------------------|------|---|---|---|-----------------|---|--------|---|---|---|---|
| Reset value     | 0   | 0  | 0   | 0  | 0                | 0    | 0 | 0 | 0 | 0               | 0 | 0      | 0 | 0 | 0 | 0 |
| Internal access | R   | R  | R   | R  | R                | R    | R | R | R | R               | R | R      | R | R | R | R |
| External access | R   | R  | R   | R  | R                | R    | R | R | R | R               | R | R      | R | R | R | R |
| Bit Description | 7 : R/<br>6 : FL<br>5 : CF<br>4 : W<br>1 : ex<br>0 : pc | AM pa<br>ASH u<br>PU reg<br>atchda<br>atcrna | rity er<br>incorr<br>ister p<br>og res<br>I reset | ror<br>ectabl<br>parity e<br>et<br>et<br>et / su | e bit e<br>error | rror |   |   | · | t num<br>C erro |   | and 1) |   |   |   |   |

Table 27: Reset source status

### Register reset source status clear (0x0E)

| Bit             | 15     | 14      | 13   | 12 | 11                 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|--------|---------|------|----|--------------------|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     |        |         |      |    |                    |    |   |   |   |   |   |   |   |   |   |   |
| Internal access |        |         |      |    |                    |    |   |   |   |   |   |   |   |   |   | W |
| External access |        |         |      |    |                    |    |   |   |   |   |   |   |   |   |   | W |
| Bit Description | 0 - no | o influ | ence |    | is bits<br>is bits | *  |   | × |   | * |   | × |   | * |   |   |

Table 28: Reset source status clear

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

| Bit             | 15     | 14                | 13   | 12    | 11 | 10               | 9      | 8       | 7      | 6     | 5       | 4      | 3 | 2 | 1 | 0 |
|-----------------|--------|-------------------|--|-------|----|------------------|--------|---------|--------|-------|---------|--------|---|---|---|---|
| Reset value     | 0      | 0                 | 0  | 0     | 0  | 0                | 0      | 0       | 0      | 0     | 0       | 0      | 0 | 0 | 0 | 0 |
| Internal access | R      | R                 | R  | R     | R  | R                | R      | R       | R      | R     | R       | R      | R | R | R | R |
| External access | R      | R                 | R  | R     | R  | R                | R      | R       | R      | R     | R       | R      | R | R | R | R |
| Bit Description | 1 - in | o inter<br>terrup | maske<br>p time<br>rupt<br>ot was<br>:: 0x00 | asser |    | event o<br>tatus | occurr | ed (int | terrup | t num | ber 0 a | and 1) |   |   |   |   |

Register wake-up timer interrupt status (0x14)

Table 29: Wake-up timer interrupt status

Register wake-up timer interrupt clear (0x16)

| Bit             | 15     | 14      | 13                       | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0        |
|-----------------|--------|---------|--------------------------|----|----|----|---|---|---|---|---|---|---|---|---|----------|
| Reset value     |        |         |                          |    |    |    |   |   |   |   |   |   |   |   |   |          |
| Internal access |        |         |                          |    |    |    |   |   |   |   |   |   |   |   |   | W        |
| External access |        |         |                          |    |    |    |   |   |   |   |   |   |   |   |   | W        |
| Bit Description | 0 - no | ว influ | Q clea<br>ence<br>terrup |    |    |    |   |   |   |   |   |   |   |   |   | <u>.</u> |

Table 30: Wake-up timer interrupt clear

## 5.10 FLASH Control Module

# 5.10.1 FLASH Control Module Registers

**NOTE:** In versions smaller then V4 activation of non existent memory areas in Area Protection Registers have no effect.

| Register Name                  | Address | Description |
|--------------------------------|---------|-------------|
| Area protection (areas 0 - 7)  | 0x00    |             |
| Area protection (areas 8 - 14) | 0x02    |             |
| Mode                           | 0x04    |             |
| Status                         | 0x06    |             |
| IRQ clear                      | 0x08    |             |
| Bit error corrected address    | 0x0C    |             |
| Word config                    | 0x0E    |             |
| Frequency config               | 0x10    |             |

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

| Bit             | 15   | 14   | 13   | 12                                      | 11                   | 10     | 9      | 8     | 7      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|--|--|--|---|----------------------|--------|--------|-------|--------|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 1  | 0  | 0  | 1                                       | 0                    | 1      | 1      | 0     | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W  | R/W  | R/W  | R/W                                     | R/W                  | R/W    | R/W    | R/W   | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W  | R/W  | R/W  | R/W                                     | R/W                  | R/W    | R/W    | R/W   | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | must<br>will a<br>7:0 :<br>0 - ar<br>1 - ar<br>areas<br>area<br>area | Ilways<br>writal<br>ea pro<br>ea wr<br>5 0 - 7<br>0: 0x1<br>7: 0x8 | ritten<br>be re<br>ble<br>otecte<br>itable | ad as (<br>d<br>ASH m<br>0x1FF<br>0x8FF | )x96<br>nain bl<br>F | ock ar | eas (e | ach 4 | Kbyte) | )   |     |     |     |     |     |     |

Register area protection (areas 0 - 7) (0x00)

Table 31: Area protection (areas 0 - 7)

Register area protection (areas 8 - 14) (0x02)

| Bit             | 15   | 14  | 13  | 12                      | 11                  | 10      | 9       | 8      | 7      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|--|---|---|-------------------------|---------------------|---------|---------|--------|--------|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 1  | 0   | 0   | 1                       | 0                   | 1       | 1       | 0      | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W  | R/W   | R/W   | R/W                     | R/W                 | R/W     | R/W     | R/W    | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W  | R/W   | R/W   | R/W                     | R/W                 | R/W     | R/W     | R/W    | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | must<br>will a<br>6:0 :<br>0 - ar<br>1 - ar<br>areas<br>area<br>area | Ilways<br>writal<br>ea pro<br>ea wr<br>5 8 - 14<br>8: 0x9<br>14: 0x | ritten<br>be re<br>ble<br>tecte<br>itable<br>are F<br>000 - | LASH<br>0x9FF<br>- 0xFF | )x96<br>main l<br>F | olock a | areas ( | each 4 | l Kbyt | e)  |     |     |     |     |     |     |

Table 32: Area protection (areas 8 - 14)

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

### Register mode (0x04)

| Bit             | 15  | 14  | 13  | 12   | 11  | 10                     | 9      | 8     | 7      | 6                             | 5     | 4       | 3               | 2                | 1      | 0            |
|-----------------|---|---|---|--|---|------------------------|--------|-------|--------|-------------------------------|-------|---------|-----------------|------------------|--------|--------------|
| Reset value     | 1   | 0   | 0   | 1  | 0   | 1                      | 1      | 0     | 0      | 0                             | 0     | 0       | 0               | 0                | 0      | 0            |
| Internal access | R/W   | R/W   | R/W   | R/W  | R/W   | R/W                    | R/W    | R/W   | R/W    | R/W                           | R/W   | R/W     | R/W             | R/W              | R/W    | R/W          |
| External access | R/W   | R/W   | R/W   | R/W  | R/W   | R/W                    | R/W    | R/W   | R/W    | R/W                           | R/W   | R/W     | R/W             | R/W              | R/W    | R/W          |
| Bit Description | must<br>will a<br>7:0 : 1<br>0x01<br>0x04<br>0x10<br>0x40<br>. : eve<br>. : pro<br>cle (s<br>flag i<br>-> Pro | Ilways<br>mode<br>- mai<br>- mai<br>- eras<br>- mas<br>- mas<br>ery ove<br>ogram<br>ee bus<br>n progogram | ritten<br>be res<br>n bloc<br>n bloc<br>e main<br>s eras<br>er writ<br>/erase | ad as (<br>k read<br>k prog<br>n bloc<br>e main<br>tten m<br>e mode<br>of sta<br>node)<br>e Mode | ox96<br>k page<br>n bloch<br>node v<br>es: wri<br>itus re | k<br>alue re<br>te acc | ess to | appro | priate | ock rea<br>: flash<br>nfig ar | addre | ss stai | rts pro<br>ramm | ogram<br>ing ind | / eras | e cy-<br>ete |

Table 33: Mode

### Register status (0x06)

| Bit             | 15   | 14  | 13                        | 12  | 11  | 10   | 9               | 8      | 7 | 6      | 5      | 4     | 3 | 2 | 1 | 0 |
|-----------------|--|---|---------------------------|---|---|--|-----------------|--------|---|--------|--------|-------|---|---|---|---|
| Reset value     | 0  | 0   | 0                         | 0   | 0   | 0  | 0               | 0      | 0 | 0      | 0      | 0     | 0 | 0 | 1 | 0 |
| Internal access | R  | R   | R                         | R   | R   | R  | R               | R      | R | R      | R      | R     | R | R | R | R |
| External access | R  | R   | R                         | R   | R   | R  | R               | R      | R | R      | R      | R     | R | R | R | R |
| Bit Description | bit en<br>this b<br>2 : w<br>unex<br>this b<br>1 : ro<br>curre<br>0 : bu<br>0 - re<br>1 - bu | ror de<br>pit is c<br>rite er<br>pecte<br>pit is c<br>w pro<br>nt nu<br>isy<br>ady<br>usy (pi | d FLAS<br>leared<br>gramr | d and<br>by bit<br>5H wri<br>by wr<br>ning in<br>of prog<br>n or er | te acc<br>te acc<br>ite err<br>ncomp<br>gramn | correc<br>ess<br>or IRQ<br>olete<br>ned ro | o clear<br>w wo | rds != |   | config | (see b | elow) |   |   |   |   |

Table 34: Status

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register IRQ clear (0x08)

| Bit             | 15   | 14   | 13                       | 12                                     | 11 | 10 | 9                 | 8                 | 7                | 6                | 5                 | 4       | 3                | 2               | 1                | 0            |
|-----------------|--|--|--------------------------|--|----|----|-------------------|-------------------|------------------|------------------|-------------------|---------|------------------|-----------------|------------------|--------------|
| Reset value     |  |  |                          |  |    |    |                   |                   |                  |                  |                   |         |                  |                 |                  |              |
| Internal access |  |  |                          |  |    |    |                   |                   |                  |                  |                   |         |                  |                 | W                | W            |
| External access |  |  |                          |  |    |    |                   |                   |                  |                  |                   |         |                  |                 | W                | W            |
| Bit Description | 0 - nc<br>1 - cle<br>0 : w<br>0 - nc<br>1 - cle<br>Note<br>erase | o influ<br>ear int<br>rite er<br>o influ<br>ear int<br>: A wr<br>e or pr | ror IRC<br>ence<br>errup | t<br>2 clear<br>t<br>or inte<br>1 shou |    |    | er whi<br>d in RA | ich is a<br>AM be | asserte<br>cause | ed on a<br>FLASH | a bad s<br>I cont | write a | access<br>ay not | durin<br>be rea | g FLAS<br>adable | SH<br>e dur- |

Table 35: IRQ clear

#### Register bit error corrected address (0x0C)

| Bit             | 15 | 14 | 13               | 12 | 11      | 10       | 9       | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----|----|------------------|----|---------|----------|---------|-------|---|---|---|---|---|---|---|---|
| Reset value     | 0  | 0  | 0                | 0  | 0       | 0        | 0       | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R  | R  | R                | R  | R       | R        | R       | R     | R | R | R | R | R | R | R | R |
| External access | R  | R  | R                | R  | R       | R        | R       | R     | R | R | R | R | R | R | R | R |
| Bit Description |    |    | ess of<br>: 0x00 |    | orrecta | able fla | ash bit | error |   |   |   |   |   |   |   |   |

Table 36: Bit error corrected address

#### Register word config (0x0E)

| Bit             | 15   | 14                                       | 13                          | 12                                     | 11             | 10  | 9   | 8     | 7 | 6 | 5 | 4   | 3   | 2   | 1   | 0   |
|-----------------|--|--|-----------------------------|--|----------------|-----|-----|-------|---|---|---|-----|-----|-----|-----|-----|
| Reset value     | 1  | 0  | 0                           | 1                                      | 0              | 1   | 1   | 0     | 0 | 0 | 0 | 1   | 1   | 1   | 1   | 1   |
| Internal access | R/W  | R/W                                      | R/W                         | R/W                                    | R/W            | R/W | R/W | R/W   | R | R | R | R/W | R/W | R/W | R/W | R/W |
| External access | R/W  | R/W                                      | R/W                         | R/W                                    | R/W            | R/W | R/W | R/W   | R | R | R | R/W | R/W | R/W | R/W | R/W |
| Bit Description | must<br>will a<br>4:0 :<br>0: 1 v<br>1: 2 v<br><br>31: 3 | ilways<br>numb<br>vord<br>vords<br>2 wor | ritten<br>be rea<br>er of v | as 0x/<br>ad as (<br>vords<br>fault, a | 0x96<br>to pro |     |     | ı row |   |   |   |     |     |     |     |     |

Table 37: Word config


Register frequency config (0x10)

| Bit             | 15  | 14   | 13   | 12                                   | 11                                       | 10                  | 9                | 8       | 7       | 6       | 5     | 4       | 3 | 2 | 1   | 0   |
|-----------------|---|--|--|--------------------------------------|--|---------------------|------------------|---------|---------|---------|-------|---------|---|---|-----|-----|
| Reset value     | 1   | 0  | 0  | 1                                    | 0  | 1                   | 1                | 0       | 0       | 0       | 0     | 0       | 0 | 0 | 0   | 0   |
| Internal access | R/W   | R/W  | R/W  | R/W                                  | R/W                                      | R/W                 | R/W              | R/W     | R       | R       | R     | R       | R | R | R/W | R/W |
| External access | R/W   | R/W  | R/W  | R/W                                  | R/W                                      | R/W                 | R/W              | R/W     | R       | R       | R     | R       | R | R | R/W | R/W |
| Bit Description | must<br>will a<br>1:0 :<br>0: sys<br>1: sys<br>2: sys<br>3: sys | Ilways<br>syster<br>stem f<br>stem f<br>stem f | ritten<br>be re<br>n freq<br>reque<br>reque<br>reque | ncy is<br>ncy is<br>ncy is<br>ncy is | 0x96<br>config<br>8 MH<br>16 MH<br>24 MH | z (defa<br>Hz<br>Hz | et a co<br>ault) | rrect e | erase a | and pro | ogram | ı timin | g |   |     |     |

Table 38: Frequency config

# 5.11 I<sup>2</sup>C Interface

# 5.11.1 I<sup>2</sup>C Block Diagram



#### Figure 13: I<sup>2</sup>C Block Diagram

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

E909.06

### 5.11.2 I<sup>2</sup>C Function

The I<sup>2</sup>C slave interface operates in 7 bit addressing mode with a maximum frequency of 400 kHz (fast mode). To synchronize the IC to different operation voltages of the I<sup>2</sup>C bus the interface has a separate supply voltage input at pin VDDIO which is responsible for all interface pins. For more details of the addressing modes please refer to the "I<sup>2</sup>C - BUS SPECIFICATION VERSION 2.1" from Philips.

## 5.11.3 I<sup>2</sup>C Bus Timing Diagram




Figure 14: I<sup>2</sup>C Bus Timing Diagram

### 5.11.4 I<sup>2</sup>C Module Registers

| Register Name              | Address | Description |
|----------------------------|---------|-------------|
| Receive Data FIFO Register | 0x00    |             |
| Send Data FIFO Register    | 0x02    |             |
| Control Register           | 0x04    |             |
| Status Register            | 0x06    |             |

#### Register Receive Data FIFO Register (0x00)

|                 | MSB                         |                        |               |   |   |   |   | LSB |
|-----------------|-----------------------------|------------------------|---------------|---|---|---|---|-----|
| Content         | 7:0                         |                        |               |   |   |   |   |     |
| Reset value     | 0                           | 0                      | 0             | 0 | 0 | 0 | 0 | 0   |
| Internal access | R                           | R                      | R             | R | R | R | R | R   |
| External access | R                           | R                      | R             | R | R | R | R | R   |
| Bit Description | 7:0 : receiv<br>(see Data F | e data<br>IFO Register | s for details | ) |   |   |   |     |

Table 39: Receive Data FIFO Register

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register Send Data FIFO Register (0x02)

|                 | MSB                         |                      |               |   |   |   |   | LSB |
|-----------------|-----------------------------|----------------------|---------------|---|---|---|---|-----|
| Content         | 7:0                         |                      |               |   |   |   |   |     |
| Reset value     | 0                           | 0                    | 0             | 0 | 0 | 0 | 0 | 0   |
| Internal access | W                           | W                    | W             | W | W | W | W | W   |
| External access | W                           | W                    | W             | W | W | W | W | W   |
| Bit Description | 7:0 : send c<br>(see Data F | lata<br>IFO Register | s for details | ) |   |   |   |     |

Table 40: Send Data FIFO Register

Register Control Register (0x04)

| Bit             | 15   | 14   | 13   | 12                                   | 11                         | 10             | 9                 | 8                        | 7      | 6              | 5   | 4   | 3 | 2   | 1   | 0   |
|-----------------|--|--|--|--------------------------------------|----------------------------|----------------|-------------------|--------------------------|--------|----------------|-----|-----|---|-----|-----|-----|
| Reset value     | 0  | 0  | 0  | 0                                    | 0                          | 0              | 0                 | 0                        | 0      | 1              | 0   | 0   | 0 | 0   | 0   | 0   |
| Internal access | R  | R  | R/W  | R/W                                  | R/W                        | R/W            | R/W               | R/W                      | R      |                |     |     |   | R/W | R/W |     |
| External access | R  | R  | R/W  | R/W                                  | R/W                        | R/W            | R/W               | R/W                      | R      | R/W            | R/W | R/W | R | R/W | R/W | R/W |
| Bit Description | 0 - re<br>1 - w<br>12 : 0<br>0 - re<br>1 - w<br>11 : 0<br>0 - re<br>1 - w<br>9:8 :<br>"01"<br>"11" | ad<br>rite<br>clear c<br>ad<br>clear v<br>ad<br>rite<br>slave<br>slave<br>\$58<br>- \$58<br>- \$58 | onten<br>onten<br>vake-u<br>ike-up<br>addres<br>(reset<br>vater<br>vater | ts of r<br>ip mode<br>mode<br>value) | eceive<br>de ena<br>e enab | FIFO<br>ble bi | registe<br>t (see | ers<br>descri<br>escript | ion be | below<br>elow) | )   |     |   |     |     |     |

Table 41: Control Register

Register Status Register (0x06)

| Bit             | 15             | 14                 | 13  | 12               | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----------------|--------------------|---|------------------|--------------|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0              | 0                  | 0   | 0                | 0            | 0  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R              | R                  | R   | R                | R            | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R              | R                  | R   | R                | R            | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 1 - w<br>6:4 : | ake-uj<br>Fill lev | p mod<br>p mod<br>p mod<br>vel of r<br>vel of s | e enal<br>eceive | bled<br>FIFO |    |   |   |   |   |   |   |   |   |   |   |

Table 42: Status Register

## 5.11.5 Data FIFO Registers

#### **Receive Data FIFO Registers:**

The data received from the master is stored in the receive FIFO registers and has a depth of 4. The current fill level can be read in the status register. If the FIFO is completely filled up and another byte should be received the interface will force the master into a wait state until the application software reads one byte from the FIFO.

#### Send Data FIFO Registers:

The master reads data that is stored in the send FIFO registers. This FIFO buffer has a depth of 4 registers. The current fill level can be read in the status register. If the FIFO is empty and a byte is requested by the master the interface will force the master into a wait state until the application software writes one byte to the FIFO.

## 5.11.6 Interrupt Handling

#### I<sup>2</sup>C receive command (see List Of All Interrupts)

Command word pending in receive FIFO, this means the next byte read from the receive FIFO is the first received byte after the slave has been addressed. Depending on the application software this byte could be interpreted as a command. The interrupt flag is set back by reading a byte from the receive FIFO. The master will force the interface into a wait state until the application software reads one byte from the FIFO.

I<sup>2</sup>C send request (see List Of All Interrupts)

This flag signalizes that the master is requesting a byte but the send FIFO is empty. The interrupt flag is set back by writing a byte to the send FIFO. The master will force the interface into a wait state until the application software writes one byte to the FIFO.

#### I<sup>2</sup>C send FIFO low water (see List Of All Interrupts)

In case the low water mark (defined in control register) is reached or is exceeded the send FIFO low water flag becomes active. The flag is set back by filling to the send FIFO.

#### I<sup>2</sup>C receive FIFO high water (see List Of All Interrupts)

If the high water mark (defined in control register) is reached or is exceeded the receive FIFO high water flag becomes active. The flag is set back by reading from the receive FIFO.

PRODUCTION DATA - NOV 16, 2011

## 5.11.7 I<sup>2</sup>C Wake-up Detection

The I<sup>2</sup>C interface can be used to wake up the IC from any system state. In system state "off" the interface has to be configured to wake the CPU Therefore the 'wake-up mode enable bit' has to be set (defined in control register) before setting the IC to "off-mode".

It is only possible to set the 'wake-up mode enable bit' if the I<sup>2</sup>C Master has closed the communication on the bus, so the application software has to poll the bit 'wake-up mode enable' (defined in status register) after it was set to make sure the bus is in idle state and the IC can be set to "off-mode".

After a new addressing of the slave on the bus the system will wake up from "off-mode" and the "I<sup>2</sup>C wake-up event" interrupt is active as long as the 'wake-up mode enable bit' is set back to zero (defined in control register). While the wake-up process the interface will force the Master into a wait state by holding the SCL line low. The application software has to clear the 'wake-up mode enable bit' (defined in control register) to release the SCL line in order to continue the communication.

## 5.12 Interrupt Control Module

## 5.12.1 Interrupt Control Module Structure

- Interrupt pending bit flip-flops (request hold elements) are located inside asserting modules
- Interrupt vector support for more simple and faster interrupt entry
- Fast vector based interrupt enable / disable
- Nested interrupt support
- FLASH based main interrupt vector
- ► Main interrupt enable MIE for easy cli() and sei() implementation
- N is the number of interrupt vectors




Figure 15: Interrupt control circuit

E909.06

# HALIOS<sup>®</sup> MULTI PURPOSE SENSOR FOR AUTOMOTIVE PRODUCTION DATA - NOV 16, 2011

# 5.12.2 List Of All Interrupts

| Vector Number | Interrupt Source                       | Priority |
|---------------|--|----------|
| 0             | undefined op-code                      | highest  |
| 1             | misaligned word access                 |          |
| 2             | op-code execute protection error       |          |
| 3             | stack protection error                 |          |
| 4             | invalid module register address access |          |
| 5             | FLASH bit error corrected              |          |
| 6             | FLASH write error                      |          |
| 7             | HALIOS <sup>®</sup> measurement ready  |          |
| 8             | timer0 window error (watchdog)         |          |
| 9             | timer1 event                           |          |
| 10            | I2C receive command                    |          |
| 11            | I2C send request                       |          |
| 12            | I2C send FIFO low water                |          |
| 13            | I2C receive FIFO high water            |          |
| 14            | SPI timeout                            |          |
| 15            | SPI FIFO error                         |          |
| 16            | SPI receive high water                 |          |
| 17            | SPI send low water                     |          |
| 18            | SCI break received                     |          |
| 19            | SCI measurement completed              |          |
| 20            | SCI receive full                       |          |
| 21            | SCI transmit empty                     |          |
| 22            | GPIO rising                            |          |
| 23            | GPIO falling                           |          |
| 24            | I2C wake-up event                      |          |
| 25            | wake-up timer wake-up event            | lowest   |



# 5.12.3 Interrupt Control Module Registers

| Register Name           | Address | Description |
|-------------------------|---------|-------------|
| Interrupt mask          | 0x00    |             |
| Interrupt status        | 0x04    |             |
| Masked interrupt status | 0x08    |             |
| Interrupt vector number | 0x10    |             |
| Maximum interrupt level | 0x14    |             |
| Main interrupt enable   | 0x16    |             |
| Interrupt enable        | 0x18    |             |
| Interrupt disable       | 0x1A    |             |

#### Register interrupt mask (0x00)

| Bit             | 3<br>1      | 3<br>0       | 2<br>9      | 2<br>8      | 2<br>7      | 2<br>6      | 2<br>5      | 2<br>4      | 2<br>3 | 2<br>2      | 2<br>1      | 2<br>0      | 1<br>9      | 1<br>8      | 1<br>7      | 1<br>6      | 1<br>5      | 1<br>4      | 1<br>3      | 1<br>2 | 1<br>1      | 1<br>0      | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
|-----------------|-------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Reset value     | 0           | 0            | 0           | 0           | 0           | 0           | 0           | 0           | 0      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |
| Internal access | R<br>/<br>W | R<br>/<br>W  | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | /      | R<br>/<br>W | /      | R<br>/<br>W |
| External access | R<br>/<br>W | R<br>/<br>W  | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | /           | R<br>/<br>W | /      | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | /           | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | /      | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | /           | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W |
| Bit Description | 0           | - di<br>- er | sat<br>1ab  | ole<br>led  |             |             |             |             | All    | Int         | teri        | rup         | ts f        | or          | det         | ails        | 5)          |             |             |        |             |             |             |             |             |             |             |             |             |             |             |             |

Table 43: Interrupt mask

### Register interrupt status (0x04)

| Bit             | 3<br>1 | 3<br>0       | 2<br>9       | 2<br>8 | 2<br>7 | 2<br>6 | 2<br>5 | 2<br>4 | 2<br>3 | 2<br>2 | 2<br>1 | 2<br>0 | 1<br>9 | 1<br>8 | 1<br>7 | 1<br>6 | 1<br>5 | 1<br>4 | 1<br>3 | 1<br>2 | 1<br>1 | 1<br>0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|--------|--------------|--------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0      | 0            | 0            | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R      | R            | R            | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R | R | R | R | R | R | R | R | R | R |
| External access | R      | R            | R            | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 0      | - no<br>- ao | ot a<br>ctiv | e<br>e | ve     |        | Lis    |        |        |        | nte    | rru    | pts    | foi    | r de   | etai   | ls)    |        |        |        |        |        |   |   |   |   |   |   |   |   |   |   |

Table 44: Interrupt status

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register masked interrupt status (0x08)

| Bit             | 3<br>1 | 3<br>0       | 2<br>9              | 2<br>8    | 2<br>7 | 2<br>6 | 2<br>5 | 2<br>4 | 2<br>3 | 2<br>2 | 2<br>1 | 2<br>0 | 1<br>9 | 1<br>8 | 1<br>7 | 1<br>6 | 1<br>5 | 1<br>4          | 1<br>3 | 1<br>2 | 1<br>1 | 1<br>0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|--------|--------------|---------------------|-----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-----------------|--------|--------|--------|--------|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0      | 0            | 0                   | 0         | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0               | 0      | 0      | 0      | 0      | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R      | R            | R                   | R         | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R               | R      | R      | R      | R      | R | R | R | R | R | R | R | R | R | R |
| External access | R      | R            | R                   | R         | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R               | R      | R      | R      | R      | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 0      | - no<br>- ac | : m<br>ot a<br>ctiv | icti<br>e | ve     |        |        | ,      |        |        | Of     | F Al   | l In   | ter    | rup    | its 1  | for    | de <sup>.</sup> | tail   | s)     |        |        |   |   |   |   |   |   |   |   |   |   |

Table 45: Masked interrupt status

Register interrupt vector number (0x10)

| Bit             | 15            | 14                | 13     | 12                 | 11      | 10                          | 9      | 8       | 7       | 6       | 5      | 4       | 3      | 2     | 1 | 0 |
|-----------------|---------------|-------------------|--------|--------------------|---------|-----------------------------|--------|---------|---------|---------|--------|---------|--------|-------|---|---|
| Reset value     | 0             | 0                 | 0      | 0                  | 0       | 0                           | 0      | 0       | 0       | 1       | 0      | 0       | 0      | 0     | 0 | 0 |
| Internal access | R             | R                 | R      | R                  | R       | R                           | R      | R       | R       | R       | R      | R       | R      | R     | R | R |
| External access | R             | R                 | R      | R                  | R       | R                           | R      | R       | R       | R       | R      | R       | R      | R     | R | R |
| Bit Description | vecto<br>wher | or num<br>1 no ir | iber o | f penc<br>ot is po | ling in | Interr<br>terrup<br>g, vect | t with | i highe | est pri | ority ( | smalle | est vec | tor nu | mber) |   |   |

Table 46: Interrupt vector number

Register maximum interrupt level (0x14)

| Bit             | 15             | 14               | 13                   | 12               | 11                         | 10    | 9      | 8                 | 7      | 6        | 5       | 4      | 3       | 2   | 1   | 0   |
|-----------------|----------------|------------------|----------------------|------------------|----------------------------|-------|--------|-------------------|--------|----------|---------|--------|---------|-----|-----|-----|
| Reset value     | 0              | 0                | 0                    | 0                | 0                          | 0     | 0      | 0                 | 0      | 0        | 1       | 0      | 0       | 0   | 0   | 0   |
| Internal access | R              | R                | R                    | R                | R                          | R     | R      | R                 | R      | R        | R/W     | R/W    | R/W     | R/W | R/W | R/W |
| External access | R              | R                | R                    | R                | R                          | R     | R      | R                 | R      | R        | R/W     | R/W    | R/W     | R/W | R/W | R/W |
| Bit Description | softv<br>highe | ed for<br>vare v | vrites (<br>rity (lo | curren<br>ower v | rrupt :<br>t vect<br>ector | ornur | nber t | o this<br>1 nest. | regist | er, so ( | only in | terrup | ots wit | :h  |     |     |

Table 47: Maximum interrupt level

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register main interrupt enable (0x16)

| Bit             | 15                                       | 14  | 13                                  | 12                                | 11                        | 10                            | 9                           | 8                         | 7                         | 6                             | 5                           | 4                             | 3  | 2      | 1     | 0   |
|-----------------|--|---|-------------------------------------|-----------------------------------|---------------------------|-------------------------------|-----------------------------|---------------------------|---------------------------|-------------------------------|-----------------------------|-------------------------------|--|--------|-------|-----|
| Reset value     | 0  | 0   | 0                                   | 0                                 | 0                         | 0                             | 0                           | 0                         | 0                         | 0                             | 0                           | 0                             | 0  | 0      | 0     | 1   |
| Internal access | R  | R   | R                                   | R                                 | R                         | R                             | R                           | R                         | R                         | R                             | R                           | R                             | R  | R      | R     | R/W |
| External access | R  | R   | R                                   | R                                 | R                         | R                             | R                           | R                         | R                         | R                             | R                           | R                             | R  | R      | R     | R/W |
| Bit Description | sei()<br>reset<br>Note<br>flag a<br>shou | intern<br>routin<br>value<br>cli() u<br>atomic<br>ld only | es.<br>:: 0x00<br>usually<br>- (non | 001<br>7 must<br>interr<br>sed fo | check<br>uptab<br>r inter | k (save<br>le). EL1<br>rupt n | e curre<br>L6 has<br>esting | nt ena<br>no su<br>g. Whe | ble st<br>ch ope<br>n MIE | atus) a<br>eratior<br>is only | and th<br>1, so G<br>y used | en cle<br>IE flag<br>I inside | ar inte<br>g canno<br>e cli() a<br>ntry. | errupt | ised. | GIF |

Table 48: Main interrupt enable

#### Register interrupt enable (0x18)

| Bit             | 15    | 14     | 13                           | 12      | 11      | 10     | 9     | 8 | 7 | 6 | 5 | 4        | 3      | 2    | 1 | 0 |
|-----------------|-------|--------|------------------------------|---------|---------|--------|-------|---|---|---|---|----------|--------|------|---|---|
| Reset value     |       |        |                              |         |         |        |       |   |   |   |   |          |        |      |   |   |
| Internal access |       |        |                              |         |         |        |       |   |   |   |   | W        | W      | W    | W | W |
| External access |       |        |                              |         |         |        |       |   |   |   |   | W        | W      | W    | W | W |
| Bit Description | vecto | or num | dresse<br>nber o<br>n a disa | f inter | rupt to | o enat | ole . |   | Ũ |   |   | ill be g | genera | ited |   |   |

Table 49: Interrupt enable

#### Register interrupt disable (0x1A)

| Bit             | 15             | 14               | 13                | 12                | 11                 | 10                  | 9                  | 8      | 7     | 6      | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----------------|------------------|-------------------|-------------------|--------------------|---------------------|--------------------|--------|-------|--------|---|---|---|---|---|---|
| Reset value     |                |                  |                   |                   |                    |                     |                    |        |       |        |   |   |   |   |   |   |
| Internal access |                |                  |                   |                   |                    |                     |                    |        |       |        |   | W | W | W | W | W |
| External access |                |                  |                   |                   |                    |                     |                    |        |       |        |   | W | W | W | W | W |
| Bit Description | 4:0 :<br>vecto | set ad<br>or num | dresse<br>iber of | ed ena<br>f inter | ble bit<br>rupt to | t in Int<br>o disal | errup <sup>†</sup> | t Mask | regis | ter to | 0 |   |   |   |   |   |

Table 50: Interrupt disable

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

PRODUCTION DATA - NOV 16, 2011

## 5.13 Multiplier Module

The hardware multiplier is a peripheral and is not part of the EL16 CPU. This means, its activities do not interfere with the CPU activities. The multiplier registers are peripheral registers that are loaded and read with CPU instructions.

- The hardware multiplier supports:
- Unsigned multiply
- Signed multiply
- Unsigned multiply accumulate
- Signed multiply accumulate
- 16 x 16 bits, 16 x 8 bits, 8 x 16 bits, 8 x 8 bits
- CPU is halted until result is valid (1 clock cycle)

The hardware multiplier supports unsigned multiply, signed multiply, unsigned multiply accumulate, and signed multiply accumulate operations. The type of operation is selected by the address the first operand is written to. The hardware multiplier has two 16-bit operand registers, OP1 and OP2, and three result registers, SumLo, SumHi, and SumExt. SumLo stores the low word of the result, SumHi stores the high word of the result, and SumExt stores information about the result.

| Register Name | Address | Description |
|---------------|---------|-------------|
| MPY           | 0x10    |             |
| MPYS          | 0x12    |             |
| MAC           | 0x14    |             |
| MACS          | 0x16    |             |
| Operand 2     | 0x18    |             |
| SumLo         | 0x1A    |             |
| SumHi         | 0x1C    |             |
| SumExt        | 0x1E    |             |

## 5.13.1 Multiplier Module Registers

#### Register MPY (0x10)

| Bit             | 15    | 14     | 13                         | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-------|--------|----------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0     | 0      | 0                          | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W   | R/W    | R/W                        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W    | R/W                        | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | unsig | gned n | and 1<br>nultipl<br>: 0x00 | у   |     |     |     |     |     |     |     |     |     |     |     |     |

Table 51: MPY

### Register MPYS (0x12)

| Bit             | 15    | 14    | 13                       | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-------|-------|--------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0     | 0     | 0                        | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W   | R/W   | R/W                      | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W   | R/W                      | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | signe | d mul | and 1<br>tiply<br>: 0x00 |     |     |     |     |     |     |     |     |     |     |     |     |     |

Table 52: MPYS

#### Register MAC (0x14)

| Bit             | 15    | 14     | 13                           | 12     | 11     | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-------|--------|------------------------------|--------|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0     | 0      | 0                            | 0      | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W   | R/W    | R/W                          | R/W    | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W    | R/W                          | R/W    | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | unsig | gned n | rand 1<br>nultipl<br>:: 0x00 | у асси | imulat | te  |     |     |     |     |     |     |     |     |     |     |

Table 53: MAC

#### Register MACS (0x16)

| Bit             | 15    | 14    | 13                         | 12    | 11    | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-------|-------|----------------------------|-------|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0     | 0     | 0                          | 0     | 0     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W   | R/W   | R/W                        | R/W   | R/W   | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W   | R/W                        | R/W   | R/W   | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | signe | d mul | and 1<br>tiply a<br>: 0x00 | iccum | ulate |     |     |     |     |     |     |     |     |     |     |     |

Table 54: MACS

### Register Operand 2 (0x18)

| Bit             | 15    | 14                          | 13      | 12     | 11       | 10     | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-------|-----------------------------|---------|--------|----------|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Content         | 15:0  |                             |         |        |          |        |     |     |     |     |     |     |     |     |     |     |
| Reset value     | 0     | 0                           | 0       | 0      | 0        | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R/W   | R/W                         | R/W     | R/W    | R/W      | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W                         | R/W     | R/W    | R/W      | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | (writ | : Oper<br>e acce<br>: value | ss stai | rts mu | ıltiplic | ation) |     |     |     |     |     |     |     |     |     |     |

#### Table 55: Operand 2

### Register SumLo (0x1A)

| Bit             | 15  | 14  | 13                | 12  | 11    | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0        |
|-----------------|-----|-----|-------------------|-----|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| Reset value     | 0   | 0   | 0                 | 0   | 0     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0        |
| Internal access | R/W | R/W | R/W               | R/W | R/W   | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W      |
| External access | R/W | R/W | R/W               | R/W | R/W   | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W      |
| Bit Description |     |     | r 16 bi<br>: 0x00 |     | esult | ×   |     |     | ·   |     |     |     |     |     |     | <u>.</u> |

Table 56: SumLo

## Register SumHi (0x1C)

| Bit             | 15                                  | 14  | 13                                  | 12  | 11                               | 10      | 9     | 8      | 7      | 6   | 5   | 4   | 3       | 2   | 1   | 0   |
|-----------------|-------------------------------------|---|-------------------------------------|---|----------------------------------|---------|-------|--------|--------|-----|-----|-----|---------|-----|-----|-----|
| Reset value     | 0                                   | 0   | 0                                   | 0   | 0                                | 0       | 0     | 0      | 0      | 0   | 0   | 0   | 0       | 0   | 0   | 0   |
| Internal access | R/W                                 | R/W   | R/W                                 | R/W   | R/W                              | R/W     | R/W   | R/W    | R/W    | R/W | R/W | R/W | R/W     | R/W | R/W | R/W |
| External access | R/W                                 | R/W     |                                     |   |                                  |         |       |        |        |     |     |     |         |     |     |     |
| Bit Description | MPY:<br>MPYS<br>sult.<br>MAC<br>MAC | uppe<br>5: The<br>Two's<br>: uppe<br>S: Upp | r 16 bi<br>MSB i<br>compl<br>r 16 b | t of re<br>s the s<br>emen<br>it of re<br>·bits o | sult<br>ign of<br>t nota<br>sult | tion is | sused | for th | e resu | lť. |     |     | per 15- |     |     | e-  |

Table 57: SumHi

Register SumExt (0x1E)

| Bit             | 15  | 14   | 13  | 12   | 11  | 10                | 9   | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|---|--|---|--|---|-------------------|-----|---|---|---|---|---|---|---|---|---|
| Reset value     | 0   | 0  | 0   | 0  | 0   | 0                 | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R   | R  | R   | R  | R   | R                 | R   | R | R | R | R | R | R | R | R | R |
| External access | R   | R  | R   | R  | R   | R                 | R   | R | R | R | R | R | R | R | R | R |
| Bit Description | MPY:<br>MPY:<br>0x00<br>0xFF<br>MAC<br>0x00<br>0x00<br>0x00<br>0x00<br>0x00<br>0xFF | alway<br>5: conf<br>60 if r<br>FF if re<br>: cont<br>00 no<br>01 res<br>5: conf<br>60 if r<br>FF if re | se of c<br>ys 0x0<br>tains t<br>result w<br>esult w<br>tains th<br>carry<br>sult w<br>tains t<br>result w<br>esult w<br>esult w | 000<br>he ext<br>was po<br>vas ne<br>te carr<br>result<br>th car<br>he ext<br>was po<br>vas ne | tendeo<br>ositive<br>gative<br>y of th<br>ry<br>tendeo<br>ositive | ne resu<br>d sign | ult |   |   |   |   |   |   |   |   |   |

Table 58: SumExt

ELMOS Semiconductor AG



PRODUCTION DATA - NOV 16, 2011

## 5.14 Timer 0 (Window-Watchdog) and Timer 1

- Two 32 bit wide decrementing timers
- ► Timer 0 is used as a window-watchdog, so it triggers a system reset instead of an interrupt when timer value = 0
- Window-watchdog timer is disabled after reset and has to be armed by software
- Window-watchdog cannot be disabled or changed when armed
- ▶ 16 times SCI Baud rate can be configured as timer1 clk base
- NOTE: watchdog will be halted during FLASH erase / program
- NOTE: watchdog and timer will be halted during debug CPU halt
- Window-watchdog generates an interrupt when watchdog is reset outside specified window (see diagram below)




Figure 16: Window-Watchdog Timing

## 5.14.1 Timer 0 and Timer 1 Module Registers

| Register Name         | Address | Description |
|-----------------------|---------|-------------|
| Timer value           | 0x00    |             |
| Timer counter         | 0x04    |             |
| Timer control         | 0x08    |             |
| Timer window config   | 0x0A    |             |
| Timer interrupt clear | 0x0C    |             |
| SumLo                 | 0x1A    |             |
| SumHi                 | 0x1C    |             |
| SumExt                | 0x1E    |             |

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

## E909.06

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011

Register timer value (0x00))

|                 | M<br>S<br>B  |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             | L<br>S<br>B |
|-----------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Content         | 31<br>:<br>0 |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |
| Reset value     | 1            | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           |
| Internal access | R<br>/<br>W  | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W |
| External access | R<br>/<br>W  | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | R<br>/<br>W | /           | R<br>/<br>W |
| Bit Description |              |             |             | me<br>lue   |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |

Table 59: Timer value

### Register timer counter (0x04)

|                 | M<br>S<br>B  |   |   |   |   |            |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | L<br>S<br>B |
|-----------------|--------------|---|---|---|---|------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-------------|
| Content         | 31<br>:<br>0 |   |   |   |   |            |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |
| Reset value     | 1            | 1 | 1 | 1 | 1 | 1          | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1           |
| Internal access | R            | R | R | R | R | R          | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R           |
| External access | R            | R | R | R | R | R          | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R           |
| Bit Description |              |   |   |   |   | art<br>xFF |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |

Table 60: Timer counter

Register timer control (0x08)

| Bit             | 15  | 14  | 13   | 12          | 11                            | 10  | 9   | 8      | 7      | 6  | 5 | 4 | 3   | 2 | 1        | 0   |
|-----------------|---|---|--|-------------|-------------------------------|-----|-----|--------|--------|----|---|---|-----|---|----------|-----|
| Reset value     | 0   | 0   | 0  | 0           | 0                             | 0   | 0   | 0      | 0      | 0  | 0 | 0 | 0   | 0 | 0        | 0   |
| Internal access | R/W   | R/W   | R/W  | R/W         | R/W                           | R/W | R/W | R/W    | R      | R  | R | R | R/W | R | (R)<br>W | R/W |
| External access | R/W   | R/W   | R/W  | R/W         | R/W                           | R/W | R/W | R/W    | R      | R  | R | R | R/W | R | (R)<br>W | R/W |
| Bit Description | must<br>will a<br>3 : clo<br>0 - M<br>1 - N<br>synch<br>2 : tir<br>0 - no<br>1 : lo<br>0 - ru<br>1 - lo<br>0 : ru<br>0 - tin<br>1 - tin | Ilways<br>ock ba<br>CLK<br>ACLK/(<br>nroniz<br>mer re<br>o influ<br>set to<br>op<br>n ena<br>mer st<br>mer er | ritten<br>be re-<br>se sele<br>(16*ba<br>e time<br>set<br>ence<br>start<br>e and | hold a<br>l | 0x96<br>timer<br>e)<br>१ cloc | k   |     | "run e | nable" | ') |   |   |     |   |          |     |

Table 61: Timer control

Register timer window config (0x0A)

| Bit             | 15  | 14   | 13  | 12                    | 11              | 10  | 9   | 8   | 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|---|--|---|-----------------------|-----------------|-----|-----|-----|---|---|-----|-----|-----|-----|-----|-----|
| Reset value     | 0   | 0  | 0   | 0                     | 0               | 0   | 0   | 0   | 0 | 0 | 0   | 1   | 1   | 1   | 1   | 1   |
| Internal access | R/W   | R/W  | R/W   | R/W                   | R/W             | R/W | R/W | R/W | R | R | R/W | R/W | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W  | R/W   | R/W                   | R/W             | R/W | R/W | R/W | R | R | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit Description | passy<br>must<br>will a<br>5 : w<br>0 - no<br>1 - w<br>4:0 :<br>reset | word<br>be w<br>lways<br>indow<br>o wind<br>indow<br>windo | ritten<br>be rea<br>enab<br>low (d<br>activ<br>ow size<br>ow is o | efault<br>e<br>define | 45<br>0x96<br>) | _   |     |     |   |   |     | og) |     |     |     |     |

Table 62: Timer window config

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register timer interrupt clear (0x0C)

| Bit             | 15                        | 14                          | 13  | 12        | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|---------------------------|-----------------------------|---|-----------|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     |                           |                             |   |           |    |    |   |   |   |   |   |   |   |   |   |   |
| Internal access |                           |                             |   |           |    |    |   |   |   |   |   |   |   |   | W | W |
| External access |                           |                             |   |           |    |    |   |   |   |   |   |   |   |   | W | W |
| Bit Description | 1 - cl<br>0 : w<br>0 - no | ear int<br>indow<br>5 influ | Q clea<br>ence<br>errup<br>IRQ c<br>ence<br>errup | t<br>lear |    |    |   |   |   |   |   |   |   |   |   |   |

Table 63: Timer interrupt clear

#### 5.15 SPI Module

- Can be used as master or slave
- ► The SPI Interface consists of the following 4 signals:
- SCK: SPI clock (driven by master)
- CSB: low active chip select (driven by master)
- MISO: master in, slave out (data from slave to master)
- MOSI: master out, slave in (data from master to slave)
- Configurable phase, polarity and bit order
- Byte and multi-byte transfer support
- Slave mode SPI clock monitoring (timeout)
- 4 data word transmit and receive FIFOs

#### NOTE: Data will not be send as long as SPI interface is not routed to IO ports




Figure 17: SPI Bus Timing Diagram

# PRODUCTION DATA - NOV 16, 2011




Figure 18: SPI Mode Diagram

## 5.15.1 SPI Module Registers

| Register Name                | Address | Description |
|------------------------------|---------|-------------|
| Transmit data / receive data | 0x00    |             |
| Control                      | 0x02    |             |
| Baud config                  | 0x04    |             |
| Timeout config               | 0x06    |             |
| Module reset                 | 0x08    |             |
| Status                       | 0x0A    |             |
| Error                        | 0x0C    |             |
| Interrupt clear              | 0x0E    |             |

| Bit             | 15   | 14  | 13  | 12  | 11      | 10                        | 9                | 8                 | 7                | 6            | 5       | 4   | 3                | 2   | 1   | 0   |
|-----------------|--|---|---|---|---------|---------------------------|------------------|-------------------|------------------|--------------|---------|-----|------------------|-----|-----|-----|
| Reset value     | 0  | 0   | 0   | 0   | 0       | 0                         | 0                | 0                 | 0                | 0            | 0       | 0   | 0                | 0   | 0   | 0   |
| Internal access | R  | R   | R   | R   | R       | R                         | R                | (R)<br>W          | R/W              | R/W          | R/W     | R/W | R/W              | R/W | R/W | R/W |
| External access | R  | R   | R   | R   | R       | R                         | R                | (R)<br>W          | R/W              | R/W          | R/W     | R/W | R/W              | R/W | R/W | R/W |
| Bit Description | 0 - by<br>1 - ke<br>7:0 : †<br>reset<br>The 's<br>(FIFO<br>The 'i<br>ister | vte mo<br>eep csl<br>transn<br>value<br>send lo<br>send lo<br>(FIFO). | ode<br>o activ<br>nit dat<br>: 0x00<br>ow wa<br>ow wa | e afte<br>a / re<br>000<br>iter' in<br>wate | ' inter | ed by†<br>lata<br>ot will | te was<br>be cle | s trans<br>ared b | mitte<br>oy writ | d<br>ing a l | byte to |     | ransm<br>n the r |     | U   |     |

Register transmit data / receive data (0x00)

Table 64: Transmit data / receive data

Register control (0x02)

| Bit             | 15  | 14  | 13  | 12                              | 11  | 10                        | 9  | 8        | 7 | 6 | 5 | 4 | 3   | 2   | 1   | 0   |
|-----------------|---|---|---|---------------------------------|---|---------------------------|--|----------|---|---|---|---|-----|-----|-----|-----|
| Reset value     | 0   | 0   | 1   | 0                               | 0   | 0                         | 0  | 0        | 0 | 0 | 0 | 0 | 1   | 0   | 0   | 1   |
| Internal access | R/W   | R/W   | R/W   | R/W                             | R   | R/W                       | R/W                                      | R/W      | R | R | R | R | R/W | R/W | R/W | R/W |
| External access | R/W   | R/W   | R/W   | R/W                             | R   | R/W                       | R/W                                      | R/W      | R | R | R | R | R/W | R/W | R/W | R/W |
| Bit Description | inter<br>defau<br>10:8<br>inter<br>defau<br>3 : sla<br>0 - m<br>1 - sla<br>2 : pc<br>0 - cla<br>1 - cla<br>1 - pl<br>0 - 1s<br>1 - 1s<br>0 : or<br>0 - LS | rupt w<br>ult val<br>: low v<br>rupt w<br>ult val<br>ave<br>olarity<br>ock of<br>nase: S<br>ock of<br>nase: S<br>t edge | <pre>/ill be<br/>ue: 2<br/>water<br/>/ill be<br/>ue: 0<br/>: SSCP<br/>f level<br/>f level<br/>SCPH<br/>e shift<br/>e samp</pre> | transn<br>assert<br>O, see<br>0 | ed wh<br>nit FIF<br>ed wh<br>SPI mo<br>edge s | ode d<br>ode dia<br>ample | ceive F<br>I<br>Insmit<br>iagran<br>gram | FIFO fil |   |   |   |   |     | 2   |     |     |

Table 65: Control

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register baud config (0x04)

| Bit             | 15     | 14               | 13                                      | 12                | 11               | 10                 | 9                  | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0   |
|-----------------|--------|------------------|---|-------------------|------------------|--------------------|--------------------|----------|----------|----------|----------|----------|----------|----------|----------|-----|
| Reset value     | 0      | 0                | 0                                       | 0                 | 0                | 0                  | 0                  | 0        | 0        | 0        | 0        | 0        | 0        | 1        | 0        | 0   |
| Internal access | R/W    | R/W              | R/W                                     | R/W               | R/W              | R/W                | R/W                | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W |
| External access | R/W    | R/W              | R/W                                     | R/W               | R/W              | R/W                | R/W                | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W |
| Bit Description | = (sys | stem o<br>E: Min | l divid<br>clock f<br>imal v<br>:: 0x00 | requei<br>alue fo | ncy) /<br>or bau | (2 * ba<br>d divid | ud rat<br>der is 4 | te)<br>1 | <u> </u> |     |

Table 66: Baud config

Register timeout config (0x06))

| Bit             | 15   | 14  | 13                         | 12     | 11       | 10     | 9       | 8     | 7      | 6      | 5      | 4      | 3    | 2   | 1   | 0   |
|-----------------|------|-----|----------------------------|--------|----------|--------|---------|-------|--------|--------|--------|--------|------|-----|-----|-----|
| Reset value     | 1    | 1   | 1                          | 1      | 1        | 1      | 1       | 1     | 1      | 1      | 1      | 1      | 1    | 1   | 1   | 1   |
| Internal access | R/W  | R/W | R/W                        | R/W    | R/W      | R/W    | R/W     | R/W   | R/W    | R/W    | R/W    | R/W    | R/W  | R/W | R/W | R/W |
| External access | R/W  | R/W | R/W                        | R/W    | R/W      | R/W    | R/W     | R/W   | R/W    | R/W    | R/W    | R/W    | R/W  | R/W | R/W | R/W |
| Bit Description | maxi | mum | out va<br>allowe<br>: 0xFF | ed cou | int of s | systen | n clock | cycle | s betv | veen 2 | SPI cl | ock ec | lges | ·   |     |     |

Table 67: Timeout config

#### Register status (0x0A)

| Bit             | 15     | 14                                  | 13               | 12               | 11               | 10                 | 9                  | 8        | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|--------|-------------------------------------|------------------|------------------|------------------|--------------------|--------------------|----------|---|---|---|---|---|---|---|---|
| Reset value     | 0      | 0                                   | 0                | 0                | 0                | 0                  | 0                  | 0        | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Internal access | R      | R                                   | R                | R                | R                | R                  | R                  | R        | R | R | R | R | R | R | R | R |
| External access | R      | R                                   | R                | R                | R                | R                  | R                  | R        | R | R | R | R | R | R | R | R |
| Bit Description | = (sys | : baud<br>stem c<br>E: Min<br>value | lock f<br>imal v | reque<br>alue fo | ncy) /<br>or bau | (2 * ba<br>d divid | ud rat<br>der is 4 | te)<br>1 |   |   |   |   |   |   |   |   |

Table 68: Status

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register error (0x0C))

| Bit             | 15               | 14                 | 13     | 12                | 11              | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|------------------|--------------------|--------|-------------------|-----------------|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0                | 0                  | 0      | 0                 | 0               | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Internal access | R                | R                  | R      | R                 | R               | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R                | R                  | R      | R                 | R               | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | will b<br>0 : re | oe clea<br>ceive l | red or | n read<br>/as ful | mpty<br>I (rece |    |   |   |   |   |   |   |   |   |   |   |

Table 69: Error

Register interrupt clear (0x0E)

| Bit             | 15                 | 14                 | 13              | 12  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|--------------------|--------------------|-----------------|-----|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     |                    |                    |                 |     |    |    |   |   |   |   |   |   |   |   |   |   |
| Internal access |                    |                    |                 |     |    |    |   |   |   |   |   |   |   |   | W | W |
| External access |                    |                    |                 |     |    |    |   |   |   |   |   |   |   |   | W | W |
| Bit Description | 1 : cle<br>0 : cle | ear err<br>ear tin | or IRQ<br>neout | IRQ |    |    |   |   |   |   |   |   |   |   |   |   |

Table 70: Interrupt clear

## 5.16 LIN-SCI Module

- Full duplex operation
- 8N1 data format, standard mark/space NRZ format
- Extended baud rate selection options
- Interrupt-driven operation with four flags: receiver full, transmitter empty, measurement finished, break character received

#### Special LIN Support:

- 13 Bit break generation
- 11 Bit break detection threshold
- A fractional-divide baud rate prescaler that allows fine adjustment of the baud rate
- Measurement counter which has 16 bits and can be used as a mini-timer to measure break and bit times (baud rate recovery).
- Baud Measurement Results can directly be fed into the baud register to adjust the baud rate (Baud self-synchronization with SYNC byte)

E909.06

# HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - NOV 16, 2011




Figure 19: SCI block diagram

# 5.16.1 LIN-SCI Module Registers

| Register Name           | Address | Description |
|-------------------------|---------|-------------|
| Sci baud rate           | 0x00    |             |
| Sci control             | 0x02    |             |
| Sci status              | 0x04    |             |
| Sci data (in/out)       | 0x06    |             |
| Sci measurement control | 0x08    |             |
| Sci measurement counter | 0x0A    |             |

Register sci baud rate (0x00)

| Bit             | 15   | 14   | 13  | 12   | 11  | 10   | 9                           | 8                          | 7  | 6                                 | 5               | 4                 | 3                          | 2                 | 1             | 0    |
|-----------------|--|--|---|--|---|--|-----------------------------|----------------------------|--|-----------------------------------|-----------------|-------------------|----------------------------|-------------------|---------------|------|
| Reset value     | 0  | 0  | 0   | 0  | 0   | 0  | 0                           | 0                          | 0  | 0                                 | 0               | 0                 | 0                          | 0                 | 0             | 0    |
| Internal access | R/W  | R/W  | R/W   | R/W  | R/W   | R/W  | R/W                         | R/W                        | R/W  | R/W                               | R/W             | R/W               | R/W                        | R/W               | R/W           | R/W  |
| External access | R/W  | R/W  | R/W   | R/W  | R/W   | R/W  | R/W                         | R/W                        | R/W  | R/W                               | R/W             | R/W               | R/W                        | R/W               | R/W           | R/W  |
| Bit Description | Divis:<br>0x00<br>0x00<br>0x00<br>0x00<br><br>0x00<br><br>4:0 :<br>These<br>more<br>BDFA<br>BDFA<br>BDFA<br>BDFA<br>BDFA<br>BDFA<br>BDFA<br>BDFA | or:<br>0> 1<br>1> 2<br>2> 3<br>7> 8<br>BDFA<br>e bits<br>timin<br>[0000<br>[0001<br>[00001<br>[1000<br>[11111<br>value<br>livider<br>ne adj<br>he fol<br>Rate<br>: The 2<br>hs. Th | - SCI b<br>select<br>g resc<br>00] = 0<br>01] = 1<br>.0] = 2<br>00] = 1<br>1] = 3<br>: 0x00<br>can b<br>ust ca<br>lowing<br>= clksy<br>16 bit | 0 ution<br>/32 = 0<br>/32 = 0<br>6/32 =<br>1/32 =<br>000<br>re used<br>n be u<br>g form<br>vs/(16*<br>baud o | ider)<br>ivisor<br>umber<br>on th<br>0<br>0.0312<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.0625<br>0.05<br>0.0625<br>0.05<br>0.0968<br>d to ac<br>used to<br>ula to<br>c(BD+E<br>divisor | fine ac<br>of clc<br>e aver<br>25<br>75<br>hieve<br>fine t<br>calcu<br>8DFA))<br>value<br>meas | diviso<br>tune t<br>late th | r valu<br>he bau<br>he SCI | equen<br>es bet<br>id rate<br>baud i<br>the nu | ween<br>e in 1/<br>rate:<br>umber | 1 and<br>32 ste | 2047.9<br>ps of t | 96875<br>block cy<br>below | . The Ł<br>visor. | le.<br>baud d | ivi- |

Table 71: Sci baud rate

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register sci control (0x02)

| Bit             | 15   | 14   | 13   | 12  | 11   | 10   | 9   | 8   | 7   | 6  | 5   | 4   | 3   | 2   | 1  | 0                          |
|-----------------|--|--|--|---|--|--|---|---|---|--|---|---|---|---|--|----------------------------|
| Reset value     | 0  | 0  | 0  | 0   | 0  | 0  | 0   | 0   | 0   | 0  | 0   | 0   | 0   | 0   | 0  | 0                          |
| Internal access | R  | R  | R  | R   | R  | R  | R   | R   | R/W   | R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | R/W                        |
| External access | R  | R  | R  | R   | R  | R  | R   | R   | R/W   | R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | R/W                        |
| Bit Description | 6 : LII<br>LIN b<br>5 : RI<br>4 : BI<br>3 : TE<br>If sof<br>shift<br>sage,<br>2 : RE<br>RE se<br>cause<br>settin<br>gene<br>1 : M<br>0 : SE<br>Togg<br>Togg<br>long<br>spect | N - LIN<br>reak r<br>E - RxI<br>E - bre<br>tware<br>regist<br>alway<br>- rece<br>t to '0<br>e error<br>ng RE<br>ration<br>FIE - n<br>SK - se<br>ling SE<br>ling in<br>as SBk | I Mode<br>eceive<br>D inter-<br>ak de-<br>smitt<br>clears<br>er con<br>ys wai<br>eiver e<br>' supp<br>neous<br>to '0' c<br>(RDRI<br>neasur<br>nd bre<br>3K sen<br>nplies | e: LIN<br>detec<br>rrupt e<br>tection<br>er ena<br>s TE w<br>tinues<br>t for T<br>nable<br>resses<br>data r<br>luring<br>claring<br>claring<br>claring<br>claring<br>t, the t | break<br>tion e<br>enable<br>n inter<br>ble<br>hile a<br>s to sh<br>DRE to<br>s start<br>ecepti<br>an on<br>eived c<br>t finis | transr<br>nable<br>(gene<br>rupt e<br>transr<br>ift out<br>o go hi<br>bit red<br>ion an<br>going<br>lata sl<br>h inte<br>k char<br>SBK b | (detect<br>enable<br>mission<br>t. To ave<br>gh aft<br>cognit<br>d inte<br>transf<br>nould<br>rrupt e<br>acter (<br>it befo | able (1<br>ets a 1<br>interro<br>(gene<br>n is in<br>void ac<br>er the<br>ion, se<br>rrupt {<br>er can<br>be ign<br>enable<br>(10 log<br>pore the | 3 bit l<br>1 bit k<br>upt wh<br>rates<br>ciden<br>last f<br>tting<br>genera<br>cause<br>ored<br>(gene | break s<br>preak s<br>nen RE<br>interru<br>ess (TC<br>tally c<br>rame l<br>RE to '<br>etion (<br>e error<br>erates<br>respec<br>k char | symbo<br>symbo<br>DRF is<br>upt wh<br>= 0), '<br>utting<br>before<br>1' duri<br>RDRF)<br>neous<br>interre | ol inste<br>l inste<br>set)<br>the fra<br>coff the<br>cleari<br>ng an<br>data r<br>upt wl<br>13 log | ead of<br>ad of<br>RF is se<br>ame in<br>ne last<br>ing TE<br>ongoi<br>ecepti<br>hen M<br>gic 0s<br>ished<br>haract | 10 bit)<br>the tr<br>frame<br>ng tra<br>on an<br>F is se<br>if LINT<br>transr | )<br>e in a r<br>nsfer d<br>d inter<br>t)<br>is set<br>nitting | nes-<br>can<br>rrupt<br>). |

Table 72: Sci control

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register sci status (0x04)

| Bit             | 15  | 14  | 13   | 12  | 11   | 10  | 9  | 8   | 7  | 6  | 5   | 4   | 3   | 2   | 1               | 0  |
|-----------------|---|---|--|---|--|---|--|---|--|--|---|---|---|---|-----------------|----|
| Reset value     | 0   | 0   | 0  | 0   | 0  | 0   | 0  | 0   | 0  | 0  | 0   | 0   | 0   | 0   | 0               | 0  |
| Internal access | R   | R   | R  | R   | R  | R   | R  | R   | R  | R  | R   | R   | R   | R   | R               | R  |
| External access | R   | R   | R  | R   | R  | R   | R  | R   | R  | R  | R   | R   | R   | R   | R               | R  |
| Bit Description | set w<br>valid<br>AUTC<br>clear<br>8 : Al<br>set w<br>(see a<br>clear<br>7 : TE<br>Clear<br>NOTI<br>a) in 0<br>e.g. s<br>irq w<br>b) in<br>4 : BF<br>Clear<br>NOTI<br>a) in 0<br>e.g. s<br>irq w<br>b) in<br>4 : BF<br>Clear<br>NOTI<br>a) in 0<br>e.g. s<br>irq w<br>b) in<br>4 : BF<br>Clear<br>Note<br>3 : O'<br>Clear<br>Note<br>3 : O'<br>Clear<br>Note<br>S<br>S<br>FE K<br>S<br>Clear<br>Note<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S<br>S | when n<br>SNYC<br>D_BAL<br>ed wh<br>JTO_<br>when n<br>also m<br>ed wh<br>DRE - t<br>TDRE<br>t emp<br>- trar<br>reset<br>TDRF - r<br>RDRF - r<br>R<br>R flag<br>Sogic 0<br>N F - me<br>- fram<br>set wh<br>II be s | ew Ba<br>byte i<br>JD)<br>en rea<br>MEAS<br>neasur<br>en rea<br>ransm<br>by wi<br>to '0' v<br>eceive<br>by rea<br>f data<br>f data<br>f data<br>f data<br>f brea<br>eak rea<br>y read<br>set aft<br>data l<br>is set<br>genera<br>eiver o<br>y read<br>set will<br>charace<br>y read<br>set will<br>data l | aud va<br>measu<br>ading t<br>TRIOC<br>remen<br>ading t<br>it dat<br>it dat<br>triting t<br>heck i<br>compl<br>when<br>a data<br>ading<br>be set<br>compl<br>when<br>a data<br>ading<br>to set<br>to compl<br>when<br>to compl<br>to compl<br>when<br>to compl<br>to compl<br>when<br>to compl<br>when<br>to compl<br>to comp | the ms<br>GERED<br>of Was<br>took<br>took<br>took<br>took<br>took<br>took<br>took<br>too | at (see<br>b of t<br>starte<br>ol reg<br>b of t<br>ter en<br>lata re<br>ater full<br>tus wit<br>L/8 no<br>d in the<br>ated e<br>LIN-M<br>us with<br>the st<br>gic 0 v<br>CDRF v | e also r<br>he star<br>ed auto<br>ister -:<br>he star<br>nety<br>g. Wri<br>efore<br>on is in<br>flag<br>th RD<br>minal<br>he mid<br>end of<br>RF des<br>on de de<br>on BRF s<br>art bit<br>vhere<br>vill be<br>su<br>OV se<br>a byte<br>cond of<br>asurer<br>etect a | neasu<br>tus wo<br>> AUTo<br>tus wo<br>ite wil<br>writing<br>n prog<br>RF set<br>bit len<br>dle of<br>the ac<br>criptic<br>epend<br>set an<br>is foll<br>the st<br>set, th<br>ippres<br>et and<br>is not<br>data b<br>nent c<br>a logic | remer<br>ord<br>cally a<br>D_ME.<br>ord<br>I be ig<br>g to tr.<br>ress<br>and the<br>ress<br>and the<br>ress<br>and the<br>op bit<br>the SCI<br>sed w<br>then i<br>cread<br>yte wi | nt con<br>fter re<br>AS)<br>nored<br>ansmi<br>nen re<br>fter th<br>ninal b<br>top bi<br>ow<br>readin<br>by 8 (i<br>shoul<br>data r<br>hen A<br>readin<br>before<br>II be d | trol re<br>eceptic<br>when<br>t regis<br>ading<br>he reco<br>bit leng<br>t.<br>ng sci<br>d be.<br>registe<br>UTO_I<br>g sci d<br>e the c<br>isallov | gister<br>on of a<br>trans<br>ter<br>sci da<br>ognize<br>gth the<br>data r<br>tively<br>wEAS<br>lata re<br>lata by<br>wed | -><br>a valid<br>mit re<br>ta reg<br>d stop<br>e flags<br>reg.<br>9 whe<br>be clea<br>is set<br>:g. | gister<br>bit,<br>and v<br>en Lin<br>ared<br>the ne | vith it<br>Mode | is |

Table 73: Sci status

## Register sci data (in/out) (0x06)

| Bit             | 15 | 14 | 13               | 12 | 11       | 10      | 9      | 8      | 7       | 6      | 5      | 4    | 3   | 2   | 1   | 0   |
|-----------------|----|----|------------------|----|----------|---------|--------|--------|---------|--------|--------|------|-----|-----|-----|-----|
| Reset value     | 0  | 0  | 0                | 0  | 0        | 0       | 0      | 0      | 0       | 0      | 0      | 0    | 0   | 1   | 0   | 0   |
| Internal access | R  | R  | R                | R  | R        | R       | R      | R      | R/W     | R/W    | R/W    | R/W  | R/W | R/W | R/W | R/W |
| External access | R  | R  | R                | R  | R        | R       | R      | R      | R/W     | R/W    | R/W    | R/W  | R/W | R/W | R/W | R/W |
| Bit Description |    |    | a regi<br>: 0x00 |    | vrite fo | or tran | smitti | ing by | te, rea | d rece | ived b | oyte |     |     |     |     |

Table 74: Sci data (in/out)

PRODUCTION DATA - NOV 16, 2011

Register sci measurement control (0x08)

| Bit             | 15  | 14   | 13   | 12   | 11  | 10   | 9  | 8   | 7   | 6   | 5   | 4  | 3   | 2   | 1   | 0                   |
|-----------------|---|--|--|--|---|--|--|---|---|---|---|--|---|---|---|---------------------|
| Reset value     | 0   | 0  | 1  | 0  | 1   | 0  | 0  | 0   | 0   | 0   | 0   | 0  | 0   | 1   | 0   | 0                   |
| Internal access | R   | R  | R/W  | R/W  | R/W   | R/W  | R/W  | R/W   | R   | R   | R   | R  | R/W   | R/W   | R/W   | R/W                 |
| External access | R   | R  | R/W  | R/W  | R/W   | R/W  | R/W  | R/W   | R   | R   | R   | R  | R/W   | R/W   | R/W   | R/W                 |
| Bit Description | DBC[<br>DBC[<br>DBC]<br>DEC[<br>DENC<br>81x6<br>3 : Al<br>autoi<br>meas<br>> Al<br>NOTE<br>ceive<br>meas<br>2 : Al<br>autoi<br>> Al<br>NOTE<br>1 : M<br>0 -> b<br>fallin<br>Note<br>LIN p<br>1 -> b<br>line is<br>NOTE<br>0 : M<br>Set to<br>When | 0] is a<br>6:0] fc<br>bunce<br>2,5ns=<br>JTO_E<br>matica<br>surem<br>JTO_K<br> | Iways<br>prm th<br>filter i<br>=5,1us<br>3AUD<br>ally co<br>ent (e:<br>3AUD<br>3AUD<br>ing ba<br>y the r<br>ent fir<br>MEAS<br>O_MĒ<br>E meas<br>ally sta<br>MEAS<br>O_MĒ<br>E meas<br>ol<br>cime n<br>r<br>applie<br>neasur<br>start<br>surem | set to<br>le upp<br>s reset<br>@16M<br>py bau<br>xpecti<br>TRIGO<br>ud me<br>measu<br>nish fla<br>art a b<br>TRIGO<br>AS me<br>surem<br>easure<br>it leng<br>surem<br>neasure<br>cable to<br>rement is<br>TO_M | logic :<br>er three<br>to 81<br>MHz<br>ud mean<br>ng SYI<br>GERED<br>easure<br>remer<br>ag (cor<br>aud ra<br>GERED<br>ode su<br>ent m<br>ment<br>gth are<br>ent ex<br>remen<br>togeth<br>t enab<br>isuren<br>finish<br>EAS bi | 1.<br>eshold<br>which<br>which<br>WILD<br>will b<br>ment<br>the ment<br>will b<br>infigura<br>will b<br>infigura<br>the meas<br>ode se<br>count<br>e meas<br>pects<br>t, count<br>e meas<br>pects | value<br>n resul<br>e set<br>the set<br>c is act<br>able as<br>easure<br>e set<br>ses th<br>elect<br>ter run<br>sured)<br>a 0x5!<br>nter ru<br>sured)<br>ter ru<br>sured<br>ter ru<br>sure<br>ter ru<br>sure<br>ter ru<br>sure<br>ter ru<br>suru<br>sure | d for b<br>for th<br>lts in r<br>esult t<br>ceiver<br>tive w<br>intern<br>ment a<br>e flag<br>uns with<br>5 data<br>uns with<br>N cont<br>will bu<br>must<br>easure | e den<br>ninim<br>to bau<br>is disa<br>hich w<br>rupt)<br>after r<br>specif<br>byte<br>byte<br>th 16 s<br>rol bit<br>e clean<br>not b | ouncir<br>um fil:<br>d cont<br>abled a<br>vill ger<br>recept<br>ic flag<br>em clo<br>enable<br>to mea<br>x bauc<br>x bauc | ng filte<br>ter del<br>fig reg<br>an the<br>nerate<br>ion of<br>gener<br>ck and<br>asure,<br>l rate,<br>l rate, | er.<br>ay of<br>ister a<br>refore<br>a valic<br>ration<br>d meas<br>this is<br>measu | fter a<br>no da<br>d breal<br>(see so<br>sures t<br>the S <sup>1</sup><br>ures ti | valid ł<br>ta will<br>k<br>ci_stat<br>:ime b<br>YNC by<br>me wł | baud<br>be re-<br>tus -> l<br>etwee<br>yte in f | BRF)<br>en 4<br>the |

Table 75: Sci measurement control

### Register sci measurement counter (0x0A)

| Bit             | 15   | 14  | 13                                    | 12   | 11  | 10  | 9  | 8  | 7                                    | 6                         | 5                          | 4                                    | 3              | 2               | 1     | 0          |
|-----------------|--|---|---------------------------------------|--|---|---|--|--|--------------------------------------|---------------------------|----------------------------|--------------------------------------|----------------|-----------------|-------|------------|
| Reset value     | 0  | 0   | 0                                     | 0  | 0   | 0   | 0  | 0  | 0                                    | 0                         | 0                          | 0                                    | 0              | 0               | 0     | 0          |
| Internal access | R  | R   | R                                     | R  | R   | R   | R  | R  | R                                    | R                         | R                          | R                                    | R              | R               | R     | R          |
| External access | R  | R   | R                                     | R  | R   | R   | R  | R  | R                                    | R                         | R                          | R                                    | R              | R               | R     | R          |
| Bit Description | Coun<br>Whe<br>repea<br>Note<br>video<br>can b | iter is<br>n the is<br>surem<br>ated w<br>: In Ba<br>l by 4<br>be fed | ent wi<br>vith ar<br>iud me<br>and ro | d by e<br>ireme<br>Il be s<br>adap<br>easure<br>ounded<br>ne bau | very st<br>nt cou<br>toppe<br>ted ba<br>ment<br>d (resu | tart of<br>nter o<br>d (MF<br>ud rat<br>mode<br>lting 2 | verflo<br>flag se<br>te sett<br>the re<br>2 bit le | ws the<br>et). The<br>ing.<br>esult o<br>ength | e coun<br>e mea<br>f the b<br>value) | ter va<br>surem<br>baud n | ient sł<br>neasu<br>sultin | satura<br>nould l<br>remen<br>g 16 b | be<br>It (8 bi | 0xFFF<br>t leng | F and | the<br>di- |

Table 76: Sci measurement counter



PRODUCTION DATA - NOV 16, 2011

## 5.17 GPIO Module

- Up to 8 GPIOs (see IO Port Multiplexer table)
- Interrupt capable (configurable for positive and / or negative signal edge interrupt)




Figure 20: Principle io cell structure

# 5.17.1 GPIO Module Registers

| Register Name            | Address | Description |
|--------------------------|---------|-------------|
| Output data              | 0x00    |             |
| Direction                | 0x02    |             |
| Input data               | 0x04    |             |
| Posedge interrupt enable | 0x06    |             |
| Posedge interrupt status | 0x08    |             |
| Posedge interrupt clear  | 0x0A    |             |
| Negedge interrupt enable | 0x0C    |             |
| Negedge interrupt status | 0x0E    |             |
| Negedge interrupt clear  | 0x10    |             |
| Port config              | 0x12    |             |

#### Register output data (0x00)

| Bit             | 15 | 14             | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|----|----------------|----|----|----|----|---|---|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0  | 0              | 0  | 0  | 0  | 0  | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R  | R              | R  | R  | R  | R  | R | R | R/W |
| External access | R  | R              | R  | R  | R  | R  | R | R | R/W |
| Bit Description |    | outpu<br>value |    |    |    |    |   |   |     |     |     |     |     |     |     |     |

Table 77: Output data

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Register direction (0x02)

| Bit             | 15               | 14 | 13 | 12 | 11              | 10 | 9 | 8 | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|------------------|----|----|----|-----------------|----|---|---|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0                | 0  | 0  | 0  | 0               | 0  | 0 | 0 | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| Internal access | R                | R  | R  | R  | R               | R  | R | R | R/W |
| External access | R                | R  | R  | R  | R               | R  | R | R | R/W |
| Bit Description | 0 - οι<br>1 - in |    |    |    | isable<br>abled | d  |   |   |     |     |     |     |     |     |     |     |

Table 78: Direction

Register input data (0x04)

| Bit             | 15  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|---|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0   | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R   | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R   | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | R     R |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Table 79: Input data

Register posedge interrupt enable (0x06)

| Bit             | 15              | 14  | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-----------------|---|----|----|----|----|---|---|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0               | 0   | 0  | 0  | 0  | 0  | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R               | R   | R  | R  | R  | R  | R | R | R/W |
| External access | R               | R   | R  | R  | R  | R  | R | R | R/W |
| Bit Description | 0 - di<br>1 - a | R       R       R       R       R       R/W       R/W |    |    |    |    |   |   |     |     |     |     |     |     |     |     |

Table 80: Posedge interrupt enable

Register posedge interrupt clear (0x0A)

| Bit             | 15                         | 14      | 13             | 12     | 11     | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----------------------------|---------|----------------|--------|--------|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     |                            |         |                |        |        |    |   |   |   |   |   |   |   |   |   |   |
| Internal access |                            |         |                |        |        |    |   |   | W | W | W | W | W | W | W | W |
| External access |                            |         |                |        |        |    |   |   | W | W | W | W | W | W | W | W |
| Bit Description | 7:0 :<br>0 - no<br>1 - clo | o influ | ence<br>elated | interr | upt bi | t  |   |   |   |   |   | ~ | - | ~ |   |   |

Table 81: Posedge interrupt clear

Register negedge interrupt enable (0x0C)

| Bit             | 15              | 14  | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------------|-----------------|---|----|----|----|----|---|---|-----|-----|-----|-----|-----|-----|-----|-----|
| Reset value     | 0               | 0   | 0  | 0  | 0  | 0  | 0 | 0 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Internal access | R               | R   | R  | R  | R  | R  | R | R | R/W |
| External access | R               | R   | R  | R  | R  | R  | R | R | R/W |
| Bit Description | 0 - di<br>1 - a | R       R       R       R       R       R/W       R/W |    |    |    |    |   |   |     |     |     |     |     |     |     |     |

Table 82: Negedge interrupt enable

### Register negedge interrupt status (0x0E)

| Bit             | 15               | 14                                   | 13             | 12 | 11  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|------------------|--------------------------------------|----------------|----|-----|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     | 0                | 0                                    | 0              | 0  | 0   | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Internal access | R                | R                                    | R              | R  | R   | R  | R | R | R | R | R | R | R | R | R | R |
| External access | R                | R                                    | R              | R  | R   | R  | R | R | R | R | R | R | R | R | R | R |
| Bit Description | 0 - no<br>1 - in | status<br>o inter<br>terrup<br>value | rupt<br>ot was |    | ted |    |   |   |   |   |   |   |   |   |   |   |

Table 83: Negedge interrupt status

Register negedge interrupt clear (0x10)

| Bit             | 15 | 14      | 13             | 12     | 11     | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----|---------|----------------|--------|--------|----|---|---|---|---|---|---|---|---|---|---|
| Reset value     |    |         |                |        |        |    |   |   |   |   |   |   |   |   |   |   |
| Internal access |    |         |                |        |        |    |   |   | W | W | W | W | W | W | W | W |
| External access |    |         |                |        |        |    |   |   | W | W | W | W | W | W | W | W |
| Bit Description |    | o influ | ence<br>elated | interr | upt bi | t  |   |   |   |   |   |   |   |   |   |   |

Table 84: Negedge interrupt clear

Register port config (0x12)

| Bit             | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|-----------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|-----|-----|
| Reset value     | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0   |
| Internal access | R  | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R/W | R/W |
| External access | R  | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R/W | R/W |
| Bit Description |    |    |    |    |    |    |   |   |   |   |   |   |   |   |     |     |

Table 85: Port config

|  | ELMOS Semicono | luctor AG |
|--|----------------|-----------|
|--|----------------|-----------|

# 5.17.2 IO Port Multiplexer

| IO Port | JTAG Debug<br>TMODE=1 | Normal Mode<br>cfg[1:0]=00 | Normal Mode<br>cfg[1:0]=01 | Normal Mode<br>cfg[1:0]=10 | Normal Mode<br>cfg[1:0]=11 |
|---------|-----------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| TMODE   | 1                     | 0                          | 0                          | 0                          | 0                          |
| 100     | GPIO00                | GPIO00                     | GPIO00                     | GPIO00                     | GPIO00                     |
| 101     | GPIO01                | GPIO01                     | GPIO01                     | GPIO01                     | GPIO01                     |
| 102     | GPIO02                | GPIO02                     | TXD                        | GPIO02                     | TXD                        |
| 103     | GPIO03                | GPIO03                     | RXD                        | GPIO03                     | RXD                        |
| 104     | TDO                   | GPIO04                     | GPIO04                     | SCK                        | SCK                        |
| 105     | TDI                   | GPIO05                     | GPIO05                     | MISO                       | MISO                       |
| 106     | TMS                   | GPIO06                     | GPIO06                     | MOSI                       | MOSI                       |
| 107     | ТСК                   | GPIO07                     | GPIO07                     | CSB                        | CSB                        |

# **6** Robustness

## 6.1 EMC

The contents of this chapter were not specified yet!

## 6.2 ESD

The ESD protection circuitry is measured according to AEC-Q100-002 with the following conditions:

#### Test Method (HBM):

VIN = 2000 V (according to device class H1C) REXT = 1500 Ohm CEXT = 100 pF

#### Test Method (CDM):

VIN = 500 V for all pins VIN = 750 V for corner pins

## 6.3 Latch up Test

**Test Method**: 100 mA positive and negative pulses at 85 °C according to AEC-Q100-004.

ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

PRODUCTION DATA - NOV 16, 2011

#### WARNING - Life Support Applications Policy

ELMOS Semiconductor AG is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing ELMOS Semiconductor AG products, to observe standards of safety, and to avoid situations in which malfunction or failure of an ELMOS Semiconductor AG Product could cause loss of human life, body injury or damage to property. In development your designs, please ensure that ELMOS Semiconductor AG products are used within specified operating ranges as set forth in the most recent product specifications.

#### **General Disclaimer**

Information furnished by ELMOS Semiconductor AG is believed to be accurate and reliable. However, no responsibility is assumed by ELMOS Semiconductor AG for its use, nor for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of ELMOS Semiconductor AG. ELMOS Semiconductor AG reserves the right to make changes to this document or the products contained therein without prior notice, to improve performance, reliability, or manufacturability.

#### **Application Disclaimer**

Circuit diagrams may contain components not manufactured by ELMOS Semiconductor AG, which are included as means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. The information in the application examples has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of ELMOS Semiconductor AG or others.

#### **Contact Information**

| Headquarters<br>ELMOS Semiconductor AG<br>Heinrich-Hertz-Str. 1 • D-44227 Dortmund (Germany)  | Phone: +492317549100 | E-Mail: sales@elmos.de | Internet: www.elmos.com |
|---|----------------------|------------------------|-------------------------|
| <b>Regional Sales and Application Support Office Munich</b><br>ELMOS Semiconductor AG<br>Am Geflügelhof 12 • 85716 Unterschleißheim/Eching  | Phone: +49893183700  |                        |                         |
| Sales Office France<br>ELMOS FRANCE SAS<br>9/11 allée de l'Arche • La Défense • 92671 Courbevoie cedex (France)   | Phone: +33149971591  |                        |                         |
| Sales and Application Support Office North America<br>ELMOS NA. Inc.<br>32255 Northwestern Highway, Suite 45 • Farmington Hills, MI 48334   | Phone: +12488653200  |                        |                         |
| Sales and Application Support Office Korea and Japan<br>ELMOS Korea<br>Dongbu Root building, 16-2, Suite 509, • Sunae-dong, Bundang-gu,<br>Seongnam-shi, Kyonggi-do (Korea)   | Phone: +82317141131  |                        |                         |
| Sales and Application Support Office China<br>ELMOS Semiconductor Technology (Shanghai) Co., Ltd.<br>57-01E, Lampl Business Centre, 57F, The Exchange • 1486 Nanjing W Rd.<br>(299 Tongren Rd) • JingAn Shanghai • P.R.China 200040 | Phone: +862161717358 |                        |                         |
| Sales and Application Support Office Singapore<br>ELMOS Semiconductor Singapore Pte Ltd.<br>60 Alexandra Terrace • #09-31 The Comtech • Singapore 118502  | Phone: +6566351141   |                        |                         |

© ELMOS Semiconductor AG, 2011. Reproduction, in part or whole, without the prior written consent of ELMOS Semiconductor AG, is prohibited.

| ELMOS Semiconductor AG | Data Sheet | QM-No.: 25DS0049E.02 |
|------------------------|------------|----------------------|
|                        |            |                      |

71/71