



General Description

The DS4305 is a nonvolatile (NV) electronically programmable voltage reference. The reference voltage is programmed in-circuit during factory calibration/ programming. Programming the reference voltage, V_{OUT}, is as simple as applying the desired voltage on VIN and toggling the adjust pin (ADJ) to lock the Vout voltage level indefinitely, even if the device is power cycled. The DS4305 replaces current cumbersome factory adjustment arrangements with a low-cost solution that can be adjusted using automated techniques. In addition, the DS4305 has the ability to be readjusted after the unit has been fully assembled and tested. This results in a much more flexible manufacturing arrangement, lower inventory costs, and a quicker time-to-market.

Applications

Power-Supply Calibration

Threshold Setting

Offset Nulling

Bias Adjusting

Power Amps

Pressure Bridges

Factory-Calibrated Equipment

Features


- **♦ Precise Electronically Adjustable Voltage** Reference
- **♦** Enables Automated Factory Trimming of Devices **Needing Voltage Adjustment**
- ♦ Can be Adjusted to Within ±1.5mV
- ♦ Wide Adjustable Output Voltage Range Within 300mV of the Supply Rails
- **♦ Low Temperature Coefficient**
- ♦ ±1mA of Output-Current Drive
- ♦ NV Memory Stores the Voltage Indefinitely
- **♦ Output Short-Circuit Protection**
- Low Cost
- **♦ Low Power Consumption**
- ♦ 4.0V to 5.5V Single-Supply Operation
- ♦ Small 5-Lead SOT23 Package
- ◆ -40°C to +125°C Temperature Operation
- ◆ DS4305K Evaluation Kit is Available

Ordering Information


PART	TEMP RANGE	PIN- PACKAGE	SOT MARK
DS4305R+T&R	-40°C to +125°C	5 SOT23	4305+

⁺Denotes lead-free package.

Typical Operating Circuit



Pin Configuration



DALLAS / I / I / I

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage on VCC Relative to GND	0.5V to +6.0V
Voltage on VIN, ADJ, and VOUT	
Relative to GND0.5V to (V _{CC} + 0.5V)	, not to exceed +6.0V
Operating Temperature Range	40°C to +125°C

EEPROM Programming Adjust Temperature	0°C to +70°C
Vout to GND Short-Circuit Duration	Continuous
Storage Temperature Range	
Soldering Temperature See IPC/JEDEC J-STE	0-020 Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Supply Voltage	Vcc	(Note 1)	4.0	5.5	V
V _{IN} Voltage Range	VIN		0.3	V _{CC} - 0.3	V
ADJ Logic 0	V _{IL}		-0.3	0.3 x V _{CC}	V
V _{OUT} Current	Vouti		-1	+1	mA
V _{OUT} Load	Voutl			100	pF

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.0V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	liN	-40°C to +85°C; V _{IN} , ADJ , and V _{OUT} = open circuit		1.4	2.0	A
		+85°C to +125°C; V _{IN} , \overline{ADJ} , and V _{OUT} = open circuit			2.1	mA
V _{IN} Resistance	R _{PD}		95			kΩ
ADJ Pullup Resistance	R _{PU}		18			kΩ
V _{OUT} Voltage Range	Voutr	(Note 1)	0.3		V _C C - 0.3	V
V _{OUT} Tracking Accuracy	Voutta	(Note 2)			±20	mV
V _{OUT} Quantization	Voutq	(Note 3)			±1.5	mV
V. Tamanahan Ozaffizian	V _{OUT} TC	-40° C to $+85^{\circ}$ C, $V_{OUT} = 0.7$ V		±56		μV/°C
		-40° C to $+25^{\circ}$ C, $V_{OUT} = 5.0$ V, $V_{CC} \ge 5.3$ V	7	34	60	ppm/°C
V _{OUT} Temperature Coefficient		+25°C to +85°C, V _{OUT} = 5.0V, V _{CC} ≥ 5.3V	-24	-7	+10	
		+85°C to +125°C, V _{OUT} = 5.0V, V _{CC} ≥ 5.3V	-43	-23	-3	
Very Line Degulation	Vout ln	-40°C to +85°C	-1.6		+1.8	mV/V
V _{OUT} Line Regulation		+85°C to +125°C	-1.6		+1.8	
V _{OUT} Load Regulation	Vout LD	-40°C to +85°C, -1mA ≤ V _{OUT I} ≤ +1mA			2.0	mV/mA
		+85°C to +125°C, -1.0mA ≤ V _{OUT I} ≤ +1.0mA			2.5	
Long-Term Stability	Voutlts	1000 hours at +25°C				ppm
Vous Noine	e _{n1}	0.1Hz ≤ f ≤ 10Hz		160		μV _{P-P}
V _{OUT} Noise	e _{n2}	10Hz ≤ f ≤ 1kHz		23		μV _{RMS}



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.0V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OUT} PSRR	Voutpsrr	f = 200kHz		28		dB
V _{OUT} Self-Adjust Settling Time	tst	(Note 4)		7	10	ms/V
EEPROM Programming Time	tw	(Note 5)		9	12	ms
Turn-On Time	ton	V _{IN} and \overline{ADJ} = open circuit (Note 6)			10	μs
ADJ Toggle Low Time	tadj		100			ns
V _{OUT} Factory-Trimmed Value	Vout ft	+25°C, V _{CC} = 5.8V (Note 7)		1200	•	mV

NONVOLATILE MEMORY CHARACTERISTICS


 $(V_{CC} = +4.0V \text{ to } 5.5V, \text{ unless otherwise noted.})$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Programming Cycles		+70°C (Note 8)	50,000			Cycles


- Note 1: All voltages referenced to ground.
- Note 2: Tracking accuracy is defined as V_{OUT} V_{IN} after the DS4305 has completed self-adjustment.
- Note 3: Quantization refers to the size of the voltage steps used to track the input signal.
- Note 4: Settling time is the maximum amount of time V_{OUT} requires to self-adjust. The settling time is determined by the following formula: ΔV_{OUT} x t_{ST}.
- Note 5: EEPROM programming time is the hold time required after the DS4305 has completed self-adjustment before V_{IN} or V_{CC} can be removed or before ADJ can be toggled low once again.
- **Note 6:** Turn-on time is defined as the time required for V_{OUT} to reach its specified accuracy after the required supply voltage is applied.
- Note 7: V_{OUT} not loaded.
- Note 8: Guaranteed by design.

Typical Operating Characteristics

 $(V_{CC} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$









Typical Operating Characteristics (continued)


 $(V_{CC} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


($V_{CC} = 5.0V$, $T_A = +25$ °C, unless otherwise noted.)














Pin Description

PIN	NAME	FUNCTION
1	ĀDJ	Adjust Control Input
2	GND	Ground
3	V _{IN}	Sample Voltage Input
4	Vout	Voltage Output
5	Vcc	Power-Supply Voltage

Block Diagram



Detailed Description

The DS4305 provides a precise, NV output voltage, VOUT, making it an ideal solution for factory calibration of embedded systems. The DS4305 output voltage can be adjusted over almost the entire operating supply range of the device, and it can be precisely set to within ± 1.5 mV. A graphical description of the DS4305 is provided in the block diagram.

During factory calibration, a simple adjustment procedure must be followed. This entire procedure includes setting V_{IN}, toggling ADJ, waiting as V_{OUT} self-adjusts, and waiting for the completion of the EEPROM storage cycle (see the timing diagram in Figure 1). At the start of calibration, a voltage must be placed on V_{IN}. This voltage needs to be completely stable before the adjustment procedure begins, and it must remain stable throughout the entire adjustment procedure. The DS4305 starts its self-adjust procedure when the ADJ pin is pulled low and held low for at least tADJ, after which it can be released at any time. Once ADJ has been released, it should not be toggled again for the remainder of the adjustment procedure. After the falling edge on ADJ and the wait time, tADJ, the VOUT selfadjust period begins. The length of the Vour self-adjust period can be determined using the formula ΔV x tst, where ΔV is I Vout old - Vout New I.




Figure 1. Timing Diagram

DALLAS / I / I X I / I




Figure 2. Application Circuit

During the V_{OUT} self-adjust period, the DS4305 internally adjusts the on-board DAC until V_{OUT} matches V_{IN}. After V_{OUT} has stabilized to within the tracking accuracy, V_{OUTTA}, of V_{IN}, it will be automatically stored in EEPROM. The storage period lasts for the duration of the EEPROM write time, t_W. After the first adjustment procedure has completed, V_{OUT} can be measured, and if necessary V_{IN} can be readjusted and the entire adjustment procedure can be repeated to fine-tune V_{OUT} within the V_{OUTQ} range.

Following each self-adjust procedure, V_{OUT} is saved indefinitely, even if the DS4305 is power cycled.

Automated Programming Procedure

Figure 2 details an example of how the DS4305 can be adjusted in an application. During factory alignment, a three/four-node bed-of-nails is used to: (1) provide the adjustment voltage through the V_{IN} pin, (2) control the \overline{ADJ} input, and (3) sense the needed feedback parameter. During manufacture, an automated test procedure adjusts V_{OUT} , by changing V_{IN} , until the feedback parameter is optimized. After the bed-of-nails operation is complete, both the V_{IN} and \overline{ADJ} inputs are left open

circuit. V_{OUT} can be readjusted at any time by following the same procedure. The closed-loop nature of the adjustment process removes all the system inaccuracies such as resistor tolerances, amplifier offsets, gain mismatches, and even the inaccuracies in the automated equipment that provides the reference voltage.

Typical Operating Circuit

The *Typical Operating Circuit* shows an example of how the DS4305 can replace most existing calibration solutions. Many power supplies use a shunt voltage reference to provide the internal reference voltage, and fine-tune adjustments are often made with hand-selected discrete resistors. The DS4305 replaces this cumbersome arrangement with a solution that is capable of being adjusted by automated techniques. An additional benefit of the DS4305 is the ability to provide a much lower voltage (down to 300mV) than is possible with shunt voltage references. Another benefit of the DS4305 is the ability to be adjusted after the unit has been fully assembled and tested, resulting in a much more flexible manufacturing arrangement, lower inventory costs, and a quicker time-to-market.



Layout Considerations

To prevent an inadvertent programming cycle from occurring during power-up, minimize capacitive loading on the ADJ pin. A large capacitance on this pin could potentially hold ADJ in a low state long enough that a programming cycle is initiated.

_Chip Topology

TRANSISTOR COUNT: 6016
SUBSTRATE CONNECTED TO GROUND

Power-Supply Decoupling

To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pin. Typical values of decoupling capacitors are $0.01\mu F$ or $0.1\mu F$. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the V_{CC} and GND pins of the IC to minimize lead inductance.

_Package Information

For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.

Revision History

Pages changed at Rev1: 1 Title changes—all pages

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

■ DALLAS is a registered trademark of Dallas Semiconductor Corporation.