

June 2001 Revised September 2004

## NC7SZ11

# TinyLogic® UHS 3-Input AND Gate

#### **General Description**

The NC7SZ11 is a single 3-input AND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{CC}$  range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{CC}$  operating voltage.


#### **Features**

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed; t<sub>PD</sub> 2.7 ns Typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V to 5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ11P6X	MAA06A	Z11	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ11L6X	MAC06A	E7	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

## **Logic Symbol**



## **Pin Descriptions**

Pin Names	Description
A, B, C	Inputs
Y	Output

### **Function Table**

#### Y = ABC


	Inputs	Output		
Α	В	Y		
Х	Х	L	L	
X	L	Х	L	
L	Х	Х	L	
Н	Н	Н	Н	

H = HIGH Logic Level


L = LOW Logic Level X = Either LOW or HIGH Logic Level

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak is a trademark of Fairchild Semiconductor Corporation.

## **Connection Diagrams**



#### Pin One Orientation Diagram




Pin One

AAA represents Product Code Top Mark - see ordering code.

Note: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram)

#### Pad Assignment for MicroPak



(Top Thru View)

© 2004 Fairchild Semiconductor Corporation

DS500465

www.fairchildsemi.com

### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V DC Input Voltage ( $V_{IN}$ ) -0.5V to +7.0V DC Output Voltage ( $V_{OUT}$ ) -0.5V to +7.0V DC Input Diode Current ( $I_{IK}$ )

 $@V_{OUT} < -0.5V$ 

@  $V_{OUT} > 6V$ ,  $V_{CC} = GND$  +20mA DC Output Current ( $I_{OUT}$ ) ±50 mA DC  $V_{CC}$ /GND Current ( $I_{CC}$ / $I_{GND}$ ) ±50 mA Storage Temperature ( $T_{STG}$ ) -65°C to +150°C Junction Temperature under Bias ( $T_{I}$ ) 150°C

Junction Temperature under Bias  $(T_J)$ Junction Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds)

Power Dissipation (P<sub>D</sub>) @ +85°C

SC70-5

# Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

$$\begin{split} \text{V}_{\text{CC}} = 1.8\text{V}, 2.5\text{V} \pm 0.2\text{V} & 0 \text{ ns/V to 20 ns/V} \\ \text{V}_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V} & 0 \text{ ns/V to 10 ns/V} \\ \text{V}_{\text{CC}} = 5.0\text{V} \pm 0.5\text{V} & 0 \text{ ns/V to 5 ns/V} \end{split}$$

Thermal Resistance  $(\theta_{JA})$ 

-50 mA

260°C

150 mW

SC70-5 425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>		$T_A = 25^{\circ}C$	;	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Con	unions
V <sub>IH</sub>	HIGH Level Input Voltage	$1.8 \pm 0.15$	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level Input Voltage	$1.8 \pm 0.15$			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3 to 5.5			$0.3~\mathrm{V}_{\mathrm{CC}}$		0.3 V <sub>CC</sub>	V		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2			$V_{IN} = V_{IH}$	$I_{OH} = -100  \mu A$
		3.0	2.9	3.0		2.9			$v_{IN} = v_{IH}$	ΙΟΗ = -100 μΑ
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V		$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.5	2.80		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.4	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.9	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1		$V_{IN} = V_{IL}$	I <sub>OL</sub> = 100 μA
		3.0		0.0	0.1		0.1		VIN - VIL	10L = 100 fat
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24	V		$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4			$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±1		±10	μΑ	$V_{IN} = 5.5V,$	GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0		•	1		10	μΑ	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5V	
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	$V_{IN} = 5.5V$ , GND	

## **AC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure		
		(V)	Min	Тур	Max	Min	Max	Omico		Number
t <sub>PLH</sub> ,	Propagation Delay	$1.8\pm0.15$	2.0	9.0	18.5	2.0	19.0			
t <sub>PHL</sub>		$2.5\pm0.2$	0.8	4.9	10.5	0.8	11.0	ns	$C_L = 15 pF$	Figures
		$3.3\pm0.3$	0.5	3.5	8.5	0.5	9.0	115	$R_L=1\ M\Omega$	1, 3
		$5.0 \pm 0.5$	0.5	2.5	6.5	0.5	7.0			
t <sub>PLH</sub> ,	Propagation Delay	$3.3\pm0.3$	1.5	4.1	8.5	1.5	9.0	ns	$C_L = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0\pm0.5$	0.8	2.9	7.5	0.8	8.0	115	$R_L=500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		4				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		20				pF	(Note 3)	Figure 2
		5.0		25				ÞΓ	(Note 3)	i igule 2

Note 3: CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:
I<sub>CCD</sub> = (C<sub>PD</sub>) (V<sub>CC</sub>) (f<sub>IN</sub>) + (I<sub>CC</sub> static)


## **AC Loading and Waveforms**



 $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance

Input PRR = 1.0 MHz,  $t_w = 500 \text{ ns}$ 

FIGURE 1. AC Test Circuit



Input = Ac Waveform;  $t_r = t_f = 1.8 \text{ ns}$ ;

PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms


# **Tape and Reel Specification**


### TAPE FORMAT for SC70

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

### TAPE DIMENSIONS inches (millimeters)








BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
	0 111111	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)

#### Tape and Reel Specification (Continued) TAPE FORMAT for MicroPak Package Number Tape Cavity Cover Tape Designator Cavities Section Status Status Leader (Start End) 125 (typ) Empty Sealed L6X 5000 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed 1.75±0.10 8.00 <sup>+0.30</sup> -0.10 3.50±0.05 1.15±0.05 0 В◀ -ø 0.50 ±0.05 SECTION B-B DIRECTION OF FEED SCALE:10X 0.254±0.020 Г 0.70±0.05 1.60±0.05 SECTION A-A SCALE:10X **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X DETAIL X SCALE: 3X Tape Size В С D Ν W1 W2 W3 Α 0.795 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 7.0 0.059 0.512 2.165 8 mm (177.8)(13.00)(20.20)(55.00)(8.40 + 1.50 / -0.00)(14.40)(W1 + 2.00/-1.00)5

www.fairchildsemi.com



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com