


L6564H

High voltage startup transition-mode PFC

Datasheet - production data


Features

- Onboard 700 V startup source
- Fast "bi-directional" input voltage feedforward (1/V² correction)
- Accurate adjustable output overvoltage protection
- Protection against feedback loop disconnection (latched shutdown)
- Inductor saturation protection
- AC brownout detection
- Low (≤100 µA) startup current
- 6 mA max. operating bias current
- 1% (@ T_J = 25 °C) internal reference voltage
- -600/+800 mA totem pole gate driver with active pull-down during UVLO
- SO-14 package



Application

- PFC pre-regulators for:
 - High-end AC-DC adapter/charger
 - IEC61000-3-2 or JEITA-MITI compliant SMPS, in excess of 400 W
 - SMPS for LED luminaires



June 2012

Doc ID 022960 Rev 2

This is information on a product in full production.

www.st.com

Contents

1	Desc	ription
2	Махі	mum ratings
	2.1	Absolute maximum ratings 6
	2.2	Thermal data
3	Pin c	onnection
4	Elect	trical characteristics9
5	Турі	cal electrical performance13
6	Appl	ication information
	6.1	Overvoltage protection 18
	6.2	Feedback failure protection (FFP) 18
	6.3	Voltage feedforward 19
	6.4	THD optimizer circuit
	6.5	Inductor saturation detection
	6.6	Power management/housekeeping functions
7	High	voltage startup generator
8	Appl	ication examples and ideas 29
9	Pack	age mechanical data
10	Orde	ring codes
11	Revi	sion history



List of tables

	Absolute maximum ratings6	
	Thermal data	
	Pin description	
	Electrical characteristics	
Table 5.	Summary of L6564H idle states	3
Table 6.	SO-14 mechanical data	l
	Ordering information	
Table 8.	Document revision history	ł



List of figures

Figure 1.	Block diagram	. 1
Figure 2.	Pin connection	
Figure 3.	Typical system block diagram.	
Figure 4.	IC consumption vs. V _{CC}	13
Figure 5.	IC consumption vs. T _J .	
Figure 6.	V _{CC} Zener voltage vs. T _J	13
Figure 7.	Startup and UVLO vs. T ₁	
Figure 8.	Feedback reference vs. T ₁	13
Figure 9.	E/A output clamp levels vs. T _{.1}	13
Figure 10.	UVLO saturation vs. T _J	14
Figure 11.	OVP levels vs. T _J	14
Figure 12.	Inductor saturation threshold vs. T _J	14
Figure 13.	Vcs clamp vs. T _J	
Figure 14.	ZCD sink/source capability vs. T _J	14
Figure 15.	ZCD clamp level vs. T _J	14
Figure 16.	R discharge vs. T _J	
Figure 17.	Line drop detection threshold vs. T _J	15
Figure 18.	VMULTpk - VVFF dropout vs. TJ	15
Figure 19.	PFC_OK threshold vs. T _J	15
Figure 20.	PFC_OK FFD threshold vs. T _J	15
Figure 21.	Multiplier characteristics @VFF=1 V	
Figure 22.	Multiplier characteristics @VFF=3 V	16
Figure 23.	Multiplier gain vs. T _J	16
Figure 24.	Gate drive clamp vs. T _J	
Figure 25.	Gate drive output saturation vs. T _J	16
Figure 26.	Delay to output vs. T _J	16
Figure 27.	Startup timer period vs. T _J	17
Figure 28.	HV start voltage vs. T _J	
Figure 29.	V _{CC} restart voltage vs. T _J	
Figure 30.	HV breakdown voltage vs. T _J	
Figure 31.	Output voltage setting, OVP and FFP functions: internal block diagram	18
Figure 32.	Voltage feedforward: squarer/divider (1/V2) block diagram and transfer characteristics	
Figure 33.	RFF·CFF as a function of 3rd harmonic distortion introduced in the input current	
Figure 34.	THD optimizer circuit	
Figure 35.	THD optimization: standard TM PFC controller (left side) and L6564H (right side)	
Figure 36.	Effect of boost inductor saturation on the MOSFET current and detection method	
Figure 37.	Interface circuits that let the DC-DC converter's controller IC disable the L6564H	
Figure 38.	High voltage startup generator: internal schematic	
Figure 39.	Timing diagram: normal power-up and power-down sequences	
Figure 40.	High voltage startup behavior during latch-off protection	
Figure 41.	High voltage startup managing the DC-DC output short-circuit	
Figure 42.	Demonstration board EVL6564H - 100 W, wide-range mains: electrical schematic	
Figure 43.	EVL6564H demonstration board: compliance to EN61000-3-2 standard	
Figure 44.	EVL6564H demonstration board: compliance to JEITA-MITI standard	
Figure 45.	EVL6564H demonstration board: input current waveform @230 V -50 Hz - 100 W load	
Figure 46.	EVL6564H demonstration board: input current waveform @100 V - 50 Hz - 100 W load .	
Figure 47.	SO-14 package dimensions	32



1 Description

The L6564H is a current-mode PFC controller operating in transition mode (TM) which embeds the same features existing in the L6564 with the addition of a high voltage startup source. These functions make the IC especially suitable for applications that must be compliant with energy saving regulations and where the PFC preregulator works as the master stage.

The highly linear multiplier, along with a special correction circuit that reduces crossover distortion of the mains current, allows wide-range-mains operation with an extremely low THD even over a large load range.

The output voltage is controlled by means of a voltage-mode error amplifier and an accurate (1% @T_J = 25 °C) internal voltage reference. The loop stability is optimized by the voltage feedforward function ($1/V^2$ correction), which, in this IC, uses a proprietary technique that also considerably improves line transient response in the case of both mains drops and surges ("bi-directional").

In addition to overvoltage protection able to control the output voltage during transient conditions, the IC also provides protection against feedback loop failures or erroneous settings. Other onboard protection functions allow brownout conditions and boost inductor saturation to be safely handled.

The totem pole output stage, capable of a 600 mA source and 800 mA sink current, is suitable for a high power MOSFET or IGBT drive. This, combined with the other features and the possibility to operate with ST's proprietary fixed-off-time control, makes the device an excellent solution for SMPS up to 400 W that requires compliance with EN61000-3-2 and JEITA-MITI standards.



2 Maximum ratings

2.1 Absolute maximum ratings

Symbol	Pin	Parameter	Value	Unit
V _{HVS}	8	Voltage range (referred to ground)	-0.3 to 700	V
I _{HVS}	8	Output current	Self-limited	I _{HVS}
V _{CC}	14	IC supply voltage (Icc ≤ 20 mA)	Self-limited	V
	1, 3, 6	Max. pin voltage (Ipin ≤1 mA)	Self-limited	V
	2, 4, 5	Analog inputs and outputs	-0.3 to 8	V
IZCD	11	Zero current detector max. current	-10 (source) 10 (sink)	mA
VFF pin	5	Maximum withstanding voltage range	+/- 1750	V
Other pins	1 to 4 6, 8, 11 to 14	test condition: CDF-AEC-Q100-002 "human body model" acceptance criteria: "normal performance"	+/- 2000	v

Table 1. Absolute maximum ratings

2.2 Thermal data

Table 2.			
Symbol	Parameter	Value	Unit
R _{thJA}	Max. thermal resistance, junction-to-ambient	120	°C/W
Ptot	Power dissipation @ $T_A = 50 \ ^{\circ}C$	0.75	W
Т _Ј	Junction temperature operating range	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

Table 2. Thermal data



3 Pin connection




Table 3. Pin description


n°	Name	Function
1	INV	Inverting input of the error amplifier. The information on the output voltage of the PFC pre- regulator is fed into the pin through a resistor divider. The pin normally features high impedance.
2	COMP	Output of the error amplifier. A compensation network is placed between this pin and INV (pin 1) to achieve stability of the voltage control loop and ensure high power factor and low THD. To avoid an uncontrolled rise of the output voltage at zero load, when the voltage on the pin falls below 2.4 V the gate driver output is inhibited (burst-mode operation).
3	MULT	Main input to the multiplier. This pin is connected to the rectified mains voltage via a resistor divider and provides the sinusoidal reference to the current loop. The voltage on this pin is used also to derive the information on the RMS mains voltage.
4	CS	Input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor, the resulting voltage is applied to this pin and compared with an internal reference to determine MOSFET turn-off. A second comparison level at 1.7 V detects abnormal currents (e.g. due to boost inductor saturation) and, on this occurrence, activates a safety procedure that temporarily stops the converter and limits the stress of the power components.
5	VFF	Second input to the multiplier for $1/V^2$ function. A capacitor and a parallel resistor must be connected from the pin to GND. They complete the internal peak-holding circuit that derives the information on the RMS mains voltage. The voltage at this pin, a DC level equal to the peak voltage on the MULT pin (3), compensates the control loop gain dependence on the mains voltage. Never connect the pin directly to GND but with a resistor ranging from 100 K Ω (minimum) to 2 M Ω (maximum).



n°	Name	Function
6	PFC_OK	PFC pre-regulator output voltage monitoring/disable function. This pin senses the output voltage of the PFC pre-regulator through a resistor divider and is used for protection purposes. If the voltage on the pin exceeds 2.5 V, the IC stops switching and restarts as the voltage on the pin falls below 2.4 V. However, if at the same time the voltage of the INV pin falls below 1.66 V, a feedback failure is assumed. In this case the device is latched off. Normal operation can be resumed only by cycling V_{CC} . bringing its value lower than 6 V before moving up to the turn-on threshold. If the voltage on this pin is brought below 0.23 V, the IC is shut down. To restart the IC the voltage on the pin must go above 0.27 V. This can be used as a remote on/off control input.
7	N.C.	Not internally connected. Provision for clearance on the PCB to meet safety requirements.
8	HVS	High voltage startup. The pin, able to withstand 700 V, is to be tied directly to the rectified mains voltage. A 1 mA internal current source charges the capacitor connected between the V_{CC} pin (14) and the GND pin (12) until the voltage on the V_{CC} pin reaches the startup threshold, it is then shut down. Normally, the generator is re-enabled when the V_{CC} voltage falls below 6 V to ensure a low power throughput during short-circuit. Otherwise, when a latched protection is tripped the generator is re-enabled as V_{CC} reaches the UVLO threshold to keep the latch supplied.
9	N.C.	Not internally connected. Provision for clearance on the PCB to meet safety requirements.
10	N.C.	Not internally connected. Provision for clearance on the PCB to meet safety requirements.
11	ZCD	Boost inductor demagnetization sensing input for transition-mode operation. A negative-going edge triggers MOSFET turn-on.
12	GND	Ground. Current return for both the signal part of the IC and the gate driver.
13	GD	Gate driver output. The totem pole output stage is able to drive Power MOSFETs and IGBTs with a peak current of 600 mA source and 800 mA sink. The high level voltage of this pin is clamped at about 12 V to avoid excessive gate voltages.
14	V _{CC}	Supply voltage of both the signal part of the IC and the gate driver. Sometimes a small bypass capacitor (0.1 μ F typ.) to GND might be useful to get a clean bias voltage for the signal part of the IC.

Table 3. Pin description (continued)

Figure 3. Typical system block diagram



Doc ID 022960 Rev 2

51

4 Electrical characteristics

(T_J = -25 to 125 °C, V_{CC}= 12 V, C_O = 1 nF between pin GD and GND, C_{FF} = 1 μ F and R_{FF} = 1 M Ω between pin VFF and GND; unless otherwise specified.)

 Table 4.
 Electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Supply volt	age			,,		
V _{CC}	Operating range	After turn-on	10.3		22.5	V
V _{CCOn}	Turn-on threshold	(1)	11	12	13	V
V _{CCOff}	Turn-off threshold	(1)	8.7	9.5	10.3	V
V _{CCrestart}	V _{CC} for resuming from latch	OVP latched	5	6	7	V
Hys	Hysteresis		2.3		2.7	V
Vz	Zener voltage	lcc = 20 mA	22.5	25	28	V
Supply curi	rent					
I _{start-up}	Startup current	Before turn-on, V_{CC} = 10 V		90	150	μA
۱ _q	Quiescent current	After turn-on, V _{MULT} = 1 V		4	5	mA
I _{CC}	Operating supply current	@ 70 kHz		5	6.0	mA
I _{qdis}	Idle state quiescent current	$\frac{V_{PFC_OK} > V_{PFC_OK_S} \text{ AND }}{V_{INV} < V_{FFD}}$		180	280	μA
		V _{PFC_OK} <v<sub>PFC_OK_D</v<sub>		1.5	2.2	mA
۱ _q	Quiescent current	V _{PFC_OK} >V _{PFC_OK_S} OR V _{COMP} < 2.3 V		2.2	3	mA
High voltag	e startup generator				•	
V _{HV}	Breakdown voltage	I _{HV} < 100 μA	700			V
V _{HVstart}	Start voltage	IV _{CC} < 100 μA	65	80	100	V
I _{charge}	V _{CC} charge current	V _{HV} > V _{Hvstart} , V _{CC} > 3 V	0.55	0.85	1	mA
I _{HV, ON}	ON-state current	V _{HV} > V _{Hvstart} , V _{CC} > 3 V			1.6	mA
		$V_{HV} > V_{Hvstart}, V_{CC} = 0$			0.8	
I _{HV, OFF}	OFF-state leakage current	V _{HV} = 400 V			40	μA
Mara		V _{CC} falling	5	6	7	v
V _{CCrestart}	V _{CC} restart voltage	⁽¹⁾ IC latched off	8.7	9.5	10.3	v
Multiplier ir	nput					
I _{MULT}	Input bias current	V _{MULT} = 0 to 3 V		-0.2	-1	μA
V _{MULT}	Linear operation range		0 to 3			V
V _{CLAMP}	Internal clamp level	I _{MULT} = 1 mA	9	9.5		V



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
$\frac{\Delta V_{CS}}{\Delta V_{MULT}}$	Output max. slope	$V_{MULT} = 0$ to 0.4 V, $V_{VFF} = 1$ V $V_{COMP} =$ upper clamp	1.33	1.66		V/V
K _M	Gain ⁽²⁾	V _{MULT} = 1 V, V _{COMP} = 4 V	0.375	0.45	0.525	V
Error amplif	fier				•	
M	Voltage feedback input	T _J = 25 °C	2.475	2.5	2.525	v
V _{INV}	threshold	$10.3 \text{ V} < \text{V}_{\text{CC}} < 22.5 \text{ V}^{(2)}$	2.455		2.545	v
	Line regulation	V _{CC} = 10.3 V to 22.5 V		2	5	mV
I _{INV}	Input bias current	V _{INV} = 0 to 4 V		-0.2	-1	μA
VINVCLAMP	Internal clamp level	I _{INV} = 1 mA	8	9		V
Gv	Voltage gain	Open loop	60	80		dB
GB	Gain-bandwidth product			1		MHz
I _{COMP}	Source current	V _{COMP} = 4 V, V _{INV} = 2.4 V	2	4		mA
	Sink current	V _{COMP} = 4 V, V _{INV} = 2.6 V	2.5	4.5		mA
V _{COMP}	Upper clamp voltage	I _{SOURCE} = 0.5 mA	5.7	6.2	6.7	V
	Burst-mode voltage	(1)	2.3	2.4	2.5	
	Lower clamp voltage	I _{SINK} = 0.5 mA ⁽¹⁾	2.1	2.25	2.4	
Current sen	se comparator					
I _{CS}	Input bias current	$V_{CS} = 0$			1	μA
t _{LEB}	Leading edge blanking		100	150	250	ns
td _(H-L)	Delay to output		100	200	300	ns
V _{CSclamp}	Current sense reference clamp	V _{COMP} = upper clamp, V _{MULT} =1 V, V _{VFF} = 1 V	1.0	1.08	1.16	v
	o . ".	V _{MULT} = 0, V _{VFF} = 3 V		40	70	
Vcs _{ofst}	Current sense offset	V _{MULT} = 3 V, V _{VFF} = 3 V		20		mV
Boost induc	ctor saturation detector	I				
V _{CS_th}	Threshold on current sense	(1)	1.6	1.7	1.8	V
I _{INV}	E/A input pull-up current	After $V_{CS} > V_{CS_{th}}$, before restarting	5	10	13	μA
PFC_OK fui	nctions	1				
I _{PFC_OK}	Input bias current	V _{PFC_OK} = 0 to 2.6 V		-0.1	-1	μA
V _{PFC_OK_C}	Clamp voltage	I _{PFC_OK} = 1 mA	9	9.5		V
V _{PFC_OK_S}	OVP threshold	⁽¹⁾ voltage rising	2.435	2.5	2.565	V
V _{PFC_OK_R}	Restart threshold after OVP	⁽¹⁾ voltage falling	2.34	2.4	2.46	V

10/35



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{PFC_OK_D}	Disable threshold	⁽¹⁾ voltage falling	0.12		0.35	V
V _{PFC_OK_D}	Disable threshold	⁽¹⁾ voltage falling $T_J = 25 \ ^{\circ}C$	0.17	0.23	0.29	V
V _{PFC_OK_E}	Enable threshold	⁽¹⁾ voltage rising	0.15		0.38	V
V _{PFC_OK_E}	Enable threshold	⁽¹⁾ voltage rising $T_J = 25 \ ^{\circ}C$	0.21	0.27	0.32	V
V_{FFD}	V_{INV} feedback failure detection threshold (V_{\text{INV}} falling)	V _{PFC_OK} > V _{PFC_OK_S}	1.61	1.66	1.71	V
Zero curren	t detector	·	•			
V _{ZCDH}	Upper clamp voltage	$I_{ZCD} = 2.5 \text{ mA}$	5.0	5.7		V
V _{ZCDL}	Lower clamp voltage	I _{ZCD} = - 2.5 mA	-0.3	0	0.3	V
V _{ZCDA}	Arming voltage (positive-going edge)		1.1	1.4	1.9	V
V _{ZCDT}	Triggering voltage (negative-going edge)		0.5	0.7	0.9	V
I _{ZCDb}	Input bias current	V _{ZCD} = 1 to 4.5 V			1	μA
I _{ZCDsrc}	Source current capability		-2.5	-4		mA
I _{ZCDsnk}	Sink current capability		2.5	5		mA
Startup time	er					
t _{START_DEL}	Startup delay	First cycle after wake-up	25	50	75	μs
t _{START}	Timer period		75	150	300	μs
		Restart after V _{CS} > V _{CS_th}	150	300	600	
Voltage fee	dforward					
V _{VFF}	Linear operation range		1		3	V
ΔV	Dropout V _{MULTpk} -V _{VFF}	V _{CC} < V _{CCOn}			800	mV
		V_{CC} > or = to V_{CCOn}			20	
ΔV_{VFF}	Line drop detection threshold	Below peak value	40	70	100	mV
ΔV_{VFF}	Line drop detection threshold	Below peak value T _J = 25 °C	50	70	90	mV
D		T _J = 25 °C	7.5	10	12.5	kΩ
R _{DISCH}	Internal discharge resistor		5		20	
V _{DIS}	Disable threshold	⁽¹⁾ voltage falling	0.745	0.8	0.855	V
V _{EN}	Enable threshold	⁽¹⁾ voltage rising	0.845	0.88	0.915	V
Gate driver						
V _{OL}	Output low voltage	I _{sink} = 100 mA		0.6	1.2	V
V _{OH}	Output high voltage	I _{source} = 5 mA	9.8	10.3		V
I _{srcpk}	Peak source current		-0.6			Α
I _{snkpk}	Peak sink current		0.8			А

Table 4.	Electrical characteristics	(continued)	
----------	----------------------------	-------------	--

57

Doc ID 022960 Rev 2

11/35

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _f	Voltage fall time			30	60	ns
t _r	Voltage rise time			45	110	ns
V _{Oclamp}	Output clamp voltage	$I_{source} = 5 \text{ mA}; V_{CC} = 20 \text{ V}$	10	12	15	V
	UVLO saturation	V_{CC} = 0 to V_{CCOn} , I_{sink} = 2 mA			1.1	V

Table 4. Electrical characteristics (continued)

1. Parameters tracking each other.

2. The multiplier output is given by:

$$V_{CS} = V_{CS_{Ofst}} + K_{M} \cdot \frac{V_{MULT} \cdot (V_{COMP} - 2.5)}{V_{VFF}^{2}}$$



5 Typical electrical performance






Figure 6. V_{CC} Zener voltage vs. T_J









Doc ID 022960 Rev 2

57




Figure 12. Inductor saturation threshold vs. T_J Figure 13. Vcs clamp vs. T_J





Figure 14. ZCD sink/source capability vs. T_J Figure 15. ZCD clamp level vs. T_J



14/35










Figure 18. V_{MULTpk} - V_{VFF} dropout vs. T_J












Figure 21. Multiplier characteristics @V_{FF}=1 V Figure 22. Multiplier characteristics @V_{FF}=3 V



Figure 24. Gate drive clamp vs. T_J






Figure 25. Gate drive output saturation vs. T_J Figure 26. Delay to output vs. T_J




Doc ID 022960 Rev 2

57












6 Application information


6.1 Overvoltage protection

Normally, the voltage control loop keeps the output voltage V_0 of the PFC pre-regulator close to its nominal value, set by the ratio of the resistors R1 and R2 of the output divider. A pin of the device (PFC_OK) has been dedicated to monitor the output voltage with a separate resistor divider (R3 high, R4 low, see *Figure 31*). This divider is selected so that the voltage at the pin reaches 2.5 V if the output voltage exceeds a preset value, usually larger than the maximum V₀ that can be expected.

Example 1: $V_0 = 400$ V, $V_{OX} = 434$ V. Select: R3 = 8.8 MΩ; then: R4 = 8.8 MΩ ·2.5/(434-2.5) = 51 kΩ

When this function is triggered, the gate drive activity is immediately stopped until the voltage on the PFC_OK pin drops below 2.4 V. Note that R1, R2, R3 and R4 can be selected without any constraints. The unique criterion is that both dividers must sink a current from the output bus which needs to be significantly higher than the bias current of both INV and PFC_OK pins.





6.2 Feedback failure protection (FFP)

The OVP function described above handles "normal" overvoltage conditions, i.e. those resulting from an abrupt load/line change or occurring at startup. If the overvoltage is generated by a feedback disconnection, for instance when the upper resistor of the output divider (R1) fails to open, the comparator detects the voltage at the INV pin. If the voltage is lower than 1.66 V and the OVP is active, the FFP is triggered, the gate drive activity is

18/35



immediately stopped, the device is shut down, its quiescent consumption is reduced below 180 μ A, and the condition is latched as long as the supply voltage of the IC is above the UVLO threshold. To restart the system it is necessary to recycle the input power, so that the V_{CC} voltage of the L6564H goes below 6 V.

The PFC_OK pin doubles its function as a not-latched IC 'disable': a voltage below 0.23 V shuts down the IC, reducing its consumption below 2 mA. To restart the IC simply let the voltage at the pin go above 0.27 V.

Note that these functions offer complete protection against not only feedback loop failures or erroneous settings, but also against a failure of the protection itself. Either resistor of the PFC_OK voltage divider in a short condition or open, or the PFC_OK pin left floating, results in shutting down the IC and stopping the pre-regulator.

6.3 Voltage feedforward

The power stage gain of PFC pre-regulators varies with the square of the RMS input voltage. So does the crossover frequency f_c of the overall open-loop gain because the gain has a single pole characteristic. This leads to a large trade-off in the design.

For example, setting the gain of the error amplifier to get $f_c = 20$ Hz @ 264 Vac means having $f_{c^{\approx}}$ 4 Hz @ 88 Vac, resulting in sluggish control dynamics. Additionally, the slow control loop causes large transient current flow during rapid line or load changes that are limited by the dynamics of the multiplier output. This limit is considered when selecting the sense resistor to let the full load power pass under minimum line voltage conditions, with some margin. But a fixed current limit allows excessive power input at high line, whereas a fixed power limit requires the current limit to vary inversely with the line voltage.

Voltage feedforward can compensate for the gain variation with the line voltage and allow the minimizing of all the issues mentioned above. It consists of deriving a voltage proportional to the input RMS voltage, feeding this voltage into a squarer/divider circuit $(1/V^2 \text{ corrector})$ and providing the resulting signal to the multiplier that generates the current reference for the inner current control loop (see *Figure 32*).




Figure 32. Voltage feedforward: squarer/divider (1/V²) block diagram and transfer characteristics

57

In this way a change of the line voltage causes an inversely proportional change of the half sine amplitude at the output of the multiplier (if the line voltage doubles the amplitude of the multiplier output is halved and vice versa) so that the current reference is adapted to the new operating conditions with (ideally) no need for invoking the slow dynamics of the error amplifier. Additionally, the loop gain is constant throughout the input voltage range, which significantly improves dynamic behavior at low line and simplifies loop design.

Actually, deriving a voltage proportional to the RMS line voltage implies a form of integration, which has its own time constant. If it is too small, the voltage generated is affected by a considerable amount of ripple at twice the mains frequency which causes distortion of the current reference (resulting in high HD and poor PF); if it is too large there is a considerable delay in setting the right amount of feedforward, resulting in excessive overshoot and undershoot of the pre-regulator output voltage in response to large line voltage changes. Clearly a trade-off was required.

The L6564H realizes a new voltage feedforward that, with a technique that makes use of just two external parts, strongly minimizes this time constant trade-off issue whichever voltage change occurs on the mains, both surges and drops. A capacitor C_{FF} and a resistor R_{FF} both connected from the VFF pin (#5) to ground, complete an internal peak-holding circuit that provides a DC voltage equal to the peak of the rectified sine wave applied on the MULT pin (#3). In this way, in the case of sudden line voltage rise, C_{FF} is rapidly charged through the low impedance of the internal diode; in the case of line voltage drop, an internal "mains drop" detector enables a low impedance switch which suddenly discharges C_{FF} is stopped as its voltage equals the voltage on the MULT pin or if the voltage on the VFF pin falls below 0.88 V, to prevent the "brownout protection" function from being improperly activated (see *Section 6.6: Power management/housekeeping functions*).

As a result of the VFF pin functionality, an acceptably low steady-state ripple and low current distortion can be achieved with a limited undershoot or overshoot on the pre-regulator output.

The twice-mains-frequency $(2 \cdot f_L)$ ripple appearing across C_{FF} is triangular with a peak-topeak amplitude that, with good approximation, is given by:

$$\Delta V_{FF} = \frac{2 V_{MULTpk}}{1 + 4 f_L R_{FF} C_{FF}}$$

where f_L is the line frequency. The amount of 3^{rd} harmonic distortion introduced by this ripple, related to the amplitude of its $2 \cdot f_L$ component, is:

$$D_{3}\% = \frac{100}{2\pi f_{E}R_{FF}C_{FF}}$$

Figure 33 shows a diagram that helps in choosing the time constant $R_{FF} \cdot C_{FF}$ based on the amount of maximum desired 3rd harmonic distortion. Note that there is a minimum value for the time constant $R_{FF} \times C_{FF}$ below which improper activation of the VFF fast discharge may occur. In fact, the twice-mains frequency ripple across C_{FF} under steady-state conditions must be lower than the minimum line drop detection threshold (DVVFF_min = 40 mV). Therefore: must be lower than the minimum line drop detection threshold ($\Delta V_{FF_min} = 40 \text{ mV}$).


20/35




So:

$$R_{FF} \quad C_{FF} > \frac{2 \frac{V_{MULTpk_max}}{\Delta V_{VFF_min}} - 1}{4 \int_{min}}$$

Always connect R_{FF} and C_{FF} to the pin, the IC does not work properly if the pin is either left floating or connected directly to ground.







6.4 THD optimizer circuit

The L6564H is provided with a special circuit that reduces the conduction dead-angle occurring at the AC input current near the zero-crossings of the line voltage (crossover distortion). In this way the THD (total harmonic distortion) of the current is considerably reduced.

A major cause of this distortion is the inability of the system to transfer energy effectively when the instantaneous line voltage is very low. This effect is magnified by the highfrequency filter capacitor placed after the bridge rectifier, which retains some residual voltage that causes the diodes of the bridge rectifier to be reverse-biased and the input current flow to temporarily stop.

To overcome this issue the device forces the PFC pre-regulator to process more energy near the line voltage zero-crossings as compared to that commanded by the control loop. This results in both minimizing the time interval where energy transfer is lacking and fully discharging the high-frequency filter capacitor after the bridge.

Figure 34 shows the internal block diagram of the THD optimizer circuit.

 Image: Weight of the second second

Figure 34. THD optimizer circuit






Figure 35. THD optimization: standard TM PFC controller (left side) and L6564H (right side)

Essentially, the circuit artificially increases the ON-time of the power switch with a positive offset added to the output of the multiplier in the proximity of the line voltage zero-crossings. This offset is reduced as the instantaneous line voltage increases, so that it becomes negligible as the line voltage moves toward the top of the sinusoid. Furthermore, the offset is modulated by the voltage on the VFF pin (see *Section 6.3*) so as to have little offset at low line, where energy transfer at zero crossings is typically quite good, and a larger offset at high line where the energy transfer worsens.

The effect of the circuit is shown in *Figure 35*, where the key waveforms of a standard TM PFC controller are compared to those of this chip.

To take maximum benefit from the THD optimizer circuit, the high-frequency filter capacitor after the bridge rectifier should be minimized, compatibly with EMI filtering needs. A large capacitance, in fact, introduces a conduction dead-angle of the AC input current in itself - even with an ideal energy transfer by the PFC pre-regulator - therefore reducing the effectiveness of the optimizer circuit.

6.5 Inductor saturation detection

The boost inductor's hard saturation may be a fatal event for a PFC pre-regulator: the current up-slope becomes so large (50-100 times steeper, see *Figure 36*) that during the current sense propagation delay the current may reach abnormally high values. The voltage drop caused by this abnormal current on the sense resistor reduces the gate-to-source voltage, so that the MOSFET may work in the active region and dissipate a huge amount of power, which leads to a catastrophic failure after few switching cycles.


However, in some applications such as AC-DC adapters, where the PFC pre-regulator is turned off at light load for energy saving reasons, even a well-designed boost inductor may




L6564H

occasionally slightly saturate when the PFC stage is restarted because of a larger load demand. This happens when the restart occurs at an unfavorable line voltage phase, i.e. when the output voltage is significantly below the rectified peak voltage. As a result, in the boost inductor, the inrush current coming from the bridge rectifier adds to the switched current and, furthermore, there is little or no voltage available for demagnetization.

To cope with a saturated inductor, the L6564H is provided with a second comparator on the current sense pin (CS, pin 4) that stops the IC if the voltage, normally limited within 1.1 V, exceeds 1.7 V. After that, the IC attempts to restart through the internal starter circuitry; the starter repetition time is twice the nominal value to guarantee lower stress for the inductor and boost diode. Hence, system safety is considerably increased.





6.6 Power management/housekeeping functions

A communication line with the control IC of the cascaded DC-DC converter can be established via the disable function included in the PFC_OK pin (see *Section 6.2* for more details). This line is typically used to allow the PWM controller of the cascaded DC-DC converter to shut down the L6564H in case of light load and to minimize the no-load input consumption. Should the residual consumption of the chip be an issue, it is also possible to cut down the supply voltage. Interface circuits are shown in *Figure 37*. Needless to say, this operation assumes that the cascaded DC-DC converter stage works as the master and the PFC stage as the slave or, in other words, that the DC-DC stage starts first, it powers both controllers and enables/disables the operation of the PFC stage.






Figure 37. Interface circuits that let the DC-DC converter's controller IC disable the L6564H

Another function available is the brownout protection which is basically a not-latched shutdown function that is activated when a condition of mains undervoltage is detected. This condition may cause overheating of the primary power section due to an excess of RMS current. Brownout can also cause the PFC pre-regulator to function in open loop and this may be dangerous to the PFC stage itself and the downstream converter, should the input voltage return abruptly to its rated value. Another problem is the spurious restarts that may occur during converter power-down and that cause the output voltage of the converter not to decay to zero monotonically. For these reasons it is usually preferable to shut down the unit in case of brownout. The brownout threshold is internally fixed at 0.8 V and is sensed on the VFF pin (#5) during the voltage falling and an 80 mV threshold hysteresis prevents rebounding at input voltage turn-off. In *Table 5* it is possible to find a summary of all of the above mentioned working conditions that cause the device to stop operating.



7 High voltage startup generator

Figure 38 shows the internal schematic of the high voltage startup generator (HV generator). It is made up of a high voltage N-channel FET, whose gate is biased by a 15 M Ω resistor, with a temperature-compensated current generator connected to its source.




Figure 38. High voltage startup generator: internal schematic

The HV generator is physically located on a separate chip, made with BCD offline technology able to withstand 700 V, controlled by a low voltage chip, where all of the control functions reside.

With reference to the timing diagram of *Figure 39*, when power is first applied to the converter the voltage on the bulk capacitor (Vin) builds up and, at about 80 V, the HV generator is enabled to operate (HV_EN is pulled high) so that it draws about 1 mA. This current, minus device consumption, charges the bypass capacitor connected from the V_{CC} pin (14) to ground and causes its voltage to rise almost linearly.




Figure 39. Timing diagram: normal power-up and power-down sequences

2	6/	/3	5
~	U/	JU U	J



As the V_{CC} voltage reaches the startup threshold (12 V typ.) the low voltage chip starts operating and the HV generator is cut off by the V_{CC}_OK signal asserted high. The device is powered by the energy stored in the V_{CC} capacitor until the self-supply circuit (we assume that it is made with an auxiliary winding in the transformer of the cascaded DC-DC converter and a steering diode) develops a voltage high enough to sustain the operation. The residual consumption of this circuit is just the one on the 15 MΩ resistor (≈ 10 mW at 400 Vdc), typically 50-70 times lower, under the same conditions, as compared to a standard startup circuit made with external dropping resistors.

At converter power-down the DC-DC converter loses regulation as soon as the input voltage is so low that either peak current or maximum duty cycle limitation is tripped. V_{CC} then drops and stop IC activity as it falls below the UVLO threshold (9.5 V typ.). The V_{CC}_OK signal is de-asserted as the V_{CC} voltage goes below a threshold V_{CCrestart} located at about 6 V. The HV generator can now restart. However, if Vin < V_{HVstart}, HV_EN is de-asserted too and the HV generator is disabled. This prevents converter restart attempts and ensures monotonic output voltage decay at power-down in systems where brownout protection (see *Section 6.6: Power management/housekeeping functions*) is not used.

If the device detects a fault due to feedback failure, the internal $V_{CCrestart}$ is brought up to over the V_{CCOff} (turn-off threshold). As a result, shown in *Figure 40*, the voltage at the V_{CC} pin oscillates between its turn-on and turn-off thresholds until the HV bus is recycled and drops below the startup threshold of the HV generator.

The high voltage startup circuitry is capable of guaranteeing a safe behavior in case of short-circuit present on the DC-DC output when the V_{CC} of both controllers are generated by the same auxiliary inding. *Figure 41* shows how the PFC manages the V_{CC} cycling and the associated power transfer. At short-circuit the auxiliary circuit is no longer able to sustain the V_{CC} which starts dropping; reaching its V_{CCOff} threshold the IC stops switching, reduces consumption and drops more until the V_{CC} again crosses its turn-on threshold the IC starts switching. In this manner the power is transferred from mains to PFC output only during a short time for each trep cycle.




Figure 40. High voltage startup behavior during latch-off protection

57




Figure 41. High voltage startup managing the DC-DC output short-circuit

Table 5. Summary of L6564H id	lle states
-------------------------------	------------

Condition	Caused or revealed by	IC behavior	Restart condition	Typical IC consumption
UVLO	$V_{CC} < V_{CCOff}$	Disabled	$V_{CC} > V_{CCOn}$	90 µA
Feedback disconnected	PFC_OK > V _{PFC_OK_S} and INV < 1.66 V	Latched	$V_{CC} < V_{CCrestart}$ then $V_{CC} > V_{CCOn}$	180 µA
Standby	PFC_OK < V _{PFC_OK_D}	Stop switching	PFC_OK > V _{PFC_OK_E}	1.5 mA
AC brownout	RUN < VDIS	Stop switching	RUN > V _{EN}	1.5 mA
OVP	PFC_OK > V _{PFC_OK_S}	Stop Switching	PFC_OK < V _{PFC_OK_R}	2.2 mA
Low consumption	COMP < 2.4 V	Burst mode	COMP > 2.4 V	2.2 mA
Saturated Vcs > V _{CS_th}		Doubled T _{start}	Auto restart	2.2 mA



8 Application examples and ideas




Figure 42. Demonstration board EVL6564H - 100 W, wide-range mains: electrical schematic

Figure 43. EVL6564H demonstration board: compliance to EN61000-3-2 standard




Figure 45. EVL6564H demonstration board: input current waveform @230 V -50 Hz - 100 W load





Figure 44. EVL6564H demonstration board:

compliance to JEITA-MITI standard



9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

Dim.		Databook (mm.)	
Din.	Min.	Тур.	Max.
А	1.35		1.75
A1	0.10		0.25
A2	1.10		1.65
В	0.33		0.51
С	0.19		0.25
D	8.55		8.75
E	3.80		4.00
е		1.27	
Н	5.80		6.20
h	0.25		0.50
L	0.40		1.27
К	0		8
е		0.40	
ddd			0.10

Table 6. SO-14 mechanical data






Figure 47. SO-14 package dimensions

32/35



10 Ordering codes

Table 7.Ordering information

Order code	6	Package	Packing
L6564H		SO-14	Tube
L6564HTR		30-14	Tape and reel



11 Revision history

Table 8.Document revision history

Date	Revision	Changes	
19-Apr-2012	1	Initial release.	
07-Jun-2012	2	Datasheet promoted from preliminary data to production data.	

34/35



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

