#### FAIRCHILD

SEMICONDUCTOR

# 74F273 Octal D-Type Flip-Flop

#### **General Description**

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only

is required and the Clock and Master Reset are common to

#### Features

Ideal buffer for MOS microprocessor or memory

April 1988

**Revised September 2000** 


- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 74F377 for clock enable version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version

#### **Ordering Code:**

all storage elements.

Order Number	Package Number	Package Description
74F273SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F273PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



#### **Connection Diagram**

MR —	1	$\bigcirc$	20	-v <sub>cc</sub>
Q <sub>0</sub> —	2		19	- Q7
D <sub>0</sub> —	3		18	- D7
D1-	4		17	-D6
Q <sub>1</sub> —	5		16	- Q6
Q <sub>2</sub> -	6		15	-Q5
D <sub>2</sub> -	7		14	-D5
D3-	8		13	-D4
Q3 —	9		12	-Q4
GND -	10		11	— СР

© 2000 Fairchild Semiconductor Corporation DS009511

#### Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 µA/-0.6 mA	
MR	Master Reset (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA	
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs	50/33.3	–1 mA/20 mA	


#### **Mode Select-Function Table**

		Output		
Operating Mode	MR	СР	D <sub>n</sub>	Q <sub>n</sub>
Reset (Clear)	L	Х	Х	L
Load "1"	Н	~	h	Н
Load "0"	Н	~	I	L

H = HIGH Voltage Level steady state h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition L = LOW Voltage Level steady state

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

X = Immaterial \_ = LOW-to-HIGH clock transition



#### Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

74F273

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7			v	IVIIII	IOH I IIIA
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OI</sub> = 20 mA
	Voltage	5% V <sub>CC</sub>			0.5	v	IVIIII	$I_{OL} = 20 \text{ IIIA}$
I <sub>IH</sub>	Input HIGH				5.0	μA	Max	V <sub>IN</sub> = 2.7V
	Current				5.0	μΛ	IVIAA	v <sub>IN</sub> = 2.7 v
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test				7.0	μΑ	IVIAA	V <sub>IN</sub> = 7.0V
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΑ	IVIAA	VOUT - VCC
V <sub>ID</sub>	Input Leakage		4.75			v	0.0	I <sub>ID</sub> = 1.9 μA
	Test		4.75			v	0.0	All other pins grounded
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current				5.75	μΑ	0.0	All other pins grounded
Ι <sub>ΙL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
l <sub>os</sub>	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCH</sub>	Power Supply Current				44	mA	Max	CP =
I <sub>CCL</sub>					56		IVIAA	$D_n = \overline{MR} = HIGH$

		$T_A = +25^{\circ}C$			$T_A = -55^{\circ}C$ to $+125^{\circ}C$		$T_A = 0^{\circ}C$ to +70°C		
Symbol	Parameter		$V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		V <sub>CC</sub> = 5.0V C <sub>L</sub> = 50 pF	
Gymbol	i urunotor								
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	160			95		130		MH
t <sub>PLH</sub>	Propagation Delay	3.0		7.0	2.5	9.5	2.5	7.5	-
t <sub>PHL</sub>	Clock to Output	4.0		9.00	3.0	11.0	3.5	9.0	ns
t <sub>PLH</sub>	Propagation Delay MR to Output	4.5		9.5	3.0	11.0	4.0	10.0	ns

## AC Operating Requirements

		<b>T</b> <sub>A</sub> =	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = 5.0 V$	
Symbol	Parameter	V <sub>CC</sub> =						
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0		
t <sub>S</sub> (L)	Data to CP	3.5		4.0		3.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0.5		1.0		0.5		115
t <sub>H</sub> (L)	Data to CP	1.0		1.0		1.0		
t <sub>W</sub> (L)	MR Pulse Width, LOW	6.0		4.0		6.0		ns
t <sub>W</sub> (H)	CP Pulse Width	6.0		5.0		6.0		
t <sub>W</sub> (L)	HIGH or LOW	6.0		5.0		6.0		ns
t <sub>REC</sub>	Recovery Time, MR to CP	3.0		4.5		3.5		ns



www.fairchildsemi.com

5

