Component Suppliers

SUPPLIER	PHONE	WEBSITE
Johnson	507-833-8822	www.johnsoncomponents.com
M/A-COM	800-366-2266	www.macom.com
Murata	770-436-1300	www.murata.com

Note: *Indicate that you are using the MAX2023 when contacting these component suppliers.*

Quick Start

The MAX2023 EV kit is fully assembled and factory tested. Follow the instructions in the *Connections and Setup* section for proper device evaluation as an upconverter.

Test Equipment Required

This section lists the recommended test equipment to verify the operation of the MAX2023 as an upconverter. It is intended as a guide only, and substitutions may be possible.

- One DC supply capable of delivering +5.0V and 350mA
- One low-noise RF signal generator capable of delivering 10dBm of output power in the 1GHz to 3GHz frequency range (i.e., HP 8648)
- One I/Q generator capable of producing two differential 1MHz sine waves, 90° out-of-phase with each other, with a 2.7V_{P-P} differential amplitude
- One quad-channel oscilloscope with a 100MHz minimum bandwidth
- Low-capacitance oscilloscope probes
- One RF spectrum analyzer with a 100kHz to 3GHz frequency range (HP 8561E)
- One RF power meter (HP 437B)
- One power sensor (HP 8482A)

Connections and Setup

This section provides a step-by-step guide to testing the basic functionality of the EV kit as an upconverter. As a general precaution to prevent damaging the outputs by driving high VSWR loads, do not turn on DC power or RF signal generators until all connections are made.

This upconverter procedure is general for operation with an I/Q baseband input signal at 1MHz. Choose the test frequency based on the particular system's frequency plan and adjust the following procedure accordingly. See Figure 2 for the test setup diagram.

1) Calibrate the power meter. For safety margin, use a power sensor rated to at least +20dBm, or use padding to protect the power head as necessary.
2) Connect a 3dB pad to the DUT end of the RF signal generators' SMA cable. This padding improves VSWR and reduces the errors due to mismatch.
3) Use the power meter to set the RF signal generators according to the following:
   - LO signal source: 0dBm into DUT at 1850MHz (this is approximately 3dBm before the 3dB pad).

   Use an oscilloscope to calibrate the baseband I/Q differential inputs to the following:
   - Use a signal source where I+, I-, Q+, and Q- are all 50Ω single-ended outputs. Load the I+/I- ports and Q+/Q- ports with 50Ω differential loads. Set the voltage across the 50Ω differential loads to be 2.7V_{P-P} differential. Remove the 50Ω differential loads. Note that the DUT's I+/I- and Q+/Q- port impedances will provide the differential loading in Step 10.
4) Disable the signal generator outputs.
5) Connect the I/Q source to the differential I/Q ports.
6) Connect the LO source to the EV kit LO input.
7) Measure the loss in the 3dB pad and cable that will be connected to the RF port. Losses are frequency dependent, so test this at 1850MHz (the RF frequency). Use this loss as an offset in all output power/gain calculations.
8) Connect this 3dB pad to the EV kit's RF port connector and connect a cable from the pad to the spectrum analyzer.
9) Set DC supply to +5.0V, and set a current limit around 350mA, if possible. Disable the output voltage and connect the supply to the EV kit (through an ammeter, if desired). Enable the supply. Readjust the supply to get +5.0V at the EV kit. A voltage drop occurs across the ammeter when the device is drawing current.
10) Enable the LO and the I/Q sources.

Testing the Direct Upconverter

Adjust the center and span of the spectrum analyzer to 1850MHz and 5MHz, respectively. The LO leakage appears at 1850MHz and there are two sidebands at 1849MHz and 1851MHz (LSB and USB). One of the sidebands is the selected RF signal, while the second is the image. Depending on whether the Q channel is 90 degrees advanced or 90 degrees delayed from the I channel determines which sideband is selected and

which is rejected. Note that the sideband suppression is about 45dB typical down from the desired sideband. The desired sideband power level should be approximately +3dBm (+6dBm output power including 3dB pad loss). Phase and amplitude differences at the I and Q inputs result in degradation of the sideband suppression. Note that the spectrum analyzer's uncalibrated absolute magnitude accuracy is typically no better than ±1dB.

Detailed Description

The MAX2023 is designed for upconverting (downconverting) to (from) a 1500MHz to 2300MHz RF from (to) baseband. Applications include multicarrier 1500MHz to 2300MHz GSM/EDGE, cdma2000, and WCDMA. Direct upconversion (downconversion) architectures are advantageous since they significantly reduce transmitter (receiver) cost, part count, and power consumption compared to traditional heterodyne conversion systems.

The MAX2023 integrates internal baluns, an LO buffer, a phase splitter, two LO driver amplifiers, two matched double-balanced passive mixers, and a wideband quadrature combiner. The MAX2023's high-linearity mixers, in conjunction with the part's precise in-phase and quadrature channel matching, enable the device to possess excellent dynamic range, ACLR, 1dB compression point, and LO and sideband suppression characteristics. These features make the MAX2023 ideal for multicarrier generation, like cdma2000 or WCDMA.

The MAX2023 EV kit circuit allows for thorough analysis and a simple design-in.

Supply-Decoupling Capacitors

The MAX2023 has several RF processing stages that use the various V_{CC} pins. While they have on-chip decoupling, off-chip interaction between them can degrade gain, linearity, carrier suppression, and output power. Proper voltage-supply bypassing is essential for high-frequency circuit stability.

C1, C6, C7, C10, and C13 are 22pF supply-decoupling capacitors used to filter high-frequency noise. C2, C5, C8, C11, and C12 are larger 0.1µF capacitors used for filtering lower-frequency noise on the supply.

DC-Blocking Capacitors

The MAX2023 has internal baluns at the RF output and LO input. These inputs have almost 0Ω resistance at DC, so DC-blocking capacitors C3 and C9 are used to prevent any external bias from being shunted directly to ground.

LO Bias

The bias current for the integrated LO buffer is set with resistor R1 (432Ω ±1%). Resistors R2 (562Ω ±1%) and R3 (301Ω ±1%) set the bias currents for the LO driver amplifiers. Increasing the value of R1, R2, and R3 reduces the current, but the device operates at reduced performance levels. Doubling the values of R1, R2, and R3 reduces the total current by approximately 140mA, but degrades OIP3 by approximately 6dB.

IF Bias

LO leakage nulling is usually accomplished by adjusting the external driving DACs to produce an offset in the common-mode voltage to compensate for any imbalance from I+ to I- and from Q+ to Q-.

The EV kit has an added feature to null the LO leakage if the above method is not available. To enable this added feature, first install 8kΩ resistors for R8 through R11 (see Figure 3 for schematic details). To minimize cross coupling of the BB signals, consider adding in the C22 through C25 bypass capacitors. For this method to work, a DC-coupled source impedance (typically 50Ω) needs to appear on all four baseband inputs to form voltage-dividers with the 8kΩ injection resistors. Use a shunt to connect pin 1 of J7 to pin 2 of J7 and a second shunt to connect pin 1 of J8 to pin 2 of J8. Set two DC supplies to 0V and connect one to QBIAS (TP4) and one to IBIAS (TP3). Observe the LO leakage level out of the RF port and slowly adjust the QBIAS positive and observe whether the LO leakage increase or decreases. If the LO leakage decreases, the polarity of the offset is correct. If the LO leakage increases, QBIAS can be adjusted negative or the shunt can be moved on J8 to connect pin 2 to pin 3. Perform the same adjustment and method to the IBIAS (TP3) supply. Optimize the QBIAS and IBIAS voltages to null out the LO leakage.

External Diplexer

LO leakage at the RF port can be nulled to a level less than -80dBm by introducing DC offsets at the I and Q ports. However, this null at the RF port can be compromised by an improperly terminated I/Q IF interface. Care must be taken to match the I/Q ports to the driving DAC circuitry. Without matching, the LO's second-order ($2f_{LO}$) term may leak back into the modulator's I/Q input port where it can mix with the internal LO signal to produce additional LO leakage at the RF output. This leakage effectively counteracts against the LO nulling. In addition, the LO signal reflected at the I/Q IF port produces a residual DC term that can disturb the nulling condition.



Figure 1. Example Diplexer Network for GSM 1800/1900 Applications

As shown in Figure 1, providing an RC termination on each of the I+, I-, Q+, Q- ports reduces the amount of LO leakage present at the RF port under varying temperature, LO frequency, and baseband drive conditions. Note that the resistor value is chosen to be 50Ω with a corner frequency 1 / (2πRC) selected to adequately filter the f_{LO} and $2f_{LO}$ leakage, yet not affecting the flatness of the baseband response at the highest baseband frequency. The common-mode f_{LO} and $2f_{LO}$ signals at I+/I- and Q+/Q- effectively see the RC networks and thus become terminated in 25Ω (R/2). The RC network provides a path for absorbing the $2f_{LO}$ and f_{LO} leakage, while the inductor provides high impedance at f_{LO} and $2f_{LO}$ to help the diplexing process.

The MAX2023 EV kit includes flexibility for a diplexer network to be installed if desired. See Figure 3 for details on the EV kit schematic.

Layout Considerations

The MAX2023 evaluation board can be a guide for your board layout. Pay close attention to thermal design and close placement of components to the IC. The MAX2023 package's exposed paddle (EP) conducts heat from the device and provides a low-impedance electrical connection to the ground plane. The EP must be attached to the PCB ground plane with a low thermal and electrical impedance contact. Ideally, this is achieved by soldering the backside of the package directly to a top metal ground plane on the PCB. Alternatively, the EP can be connected to an internal or bottom-side ground plane using an array of plated vias directly below the EP. The MAX2023 EV kit uses nine evenly spaced 0.016in-diameter, plated through holes to connect the EP to the lower ground planes.

Depending on the ground plane spacing, large surface-mount pads in the IF path may need to have the ground plane relieved under them to reduce parasitic shunt capacitance.



Figure 2. Test Setup Diagram

MAX2023 Evaluation Kit



Figure 3. MAX2023 EV Kit Schematic



Figure 4. MAX2023 EV Kit PCB Layout—Top Silkscreen



Figure 5. MAX2023 EV Kit PCB Layout—Top Soldermask



Figure 6. MAX2023 EV Kit PCB Layout—Top Layer Metal



Figure 7. MAX2023 EV Kit PCB Layout—Inner Layer 2 (GND)



Figure 8. MAX2023 EV Kit PCB Layout—Inner Layer 3 (Routes)



Figure 9. MAX2023 EV Kit PCB Layout—Bottom Layer (Metal)



Figure 10. MAX2023 EV Kit PCB Layout—Bottom Soldermask



Figure 11. MAX2023 EV Kit PCB Layout—Bottom Silkscreen