

### **General Description**

The MAX1840/MAX1841 subscriber identity module (SIM)/smart card level translators provide level shifting and electrostatic discharge (ESD) protection for SIM and smart card ports. These devices integrate two unidirectional level shifters for the reset and clock signals, a bidirectional level shifter for the serial data stream, and ±10kV ESD protection on all card contacts.

The MAX1840 includes a SHDN control input to aid insertion and removal of SIM and smart cards, while the MAX1841 includes a system-side data driver to support system controllers without open-drain outputs. The logic supply voltage range is +1.4V to +5.5V for the "controller side" and +1.7V to +5.5V for the "card side." Total supply current is 1.0µA. Both devices automatically shut down when either power supply is removed. For a complete SIM card interface, combine the MAX1840/ MAX1841 with the MAX1686H 0V/3V/5V regulated charge pump.

The MAX1840/MAX1841 are available in ultra-small 10-pin µMAX packages that are only 1.09mm high and half the area of an 8-pin SO.

The MAX1840/MAX1841 are compliant with GSM test specifications 11.11 and 11.12.

# **Applications**

SIM Interface in GSM Cellular Telephones **Smart Card Readers** Logic Level Translation SPI™/QSPI™/MICROWIRE™ Level Translation


### **Features**

- ♦ SIM/Smart Card Level Shifting
- ♦ +1.4V to +5.5V Controller Voltage Range
- ♦ +1.7V to +5.5V Card Voltage Range
- ♦ ±10kV ESD Card Socket Protection
- **♦** Allows Level Translation with DV<sub>CC</sub> ≥ V<sub>CC</sub> or  $DVCC \leq VCC$
- ♦ Automatically Shuts Down When Either Supply Is
- ♦ Card Contacts Actively Pulled Low During **Shutdown**
- ♦ 1µA Total Quiescent Supply Current
- ♦ 0.01µA Total Shutdown Supply Current
- ♦ Ultra-Small 10-Pin µMAX Package
- ♦ Compliant with GSM Test Specifications 11.11 and 11.12


# **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX1840EUB	-40°C to +85°C	10 μMAX
MAX1841EUB	-40°C to +85°C	10 μMAX

# Typical Operating Circuit



# Pin Configuration



SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

MIXIM

Maxim Integrated Products 1

For free samples and the latest literature, visit www.maxim-ic.com or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

### **ABSOLUTE MAXIMUM RATINGS**

DV <sub>CC</sub> , V <sub>CC</sub> to GND	0.3V to +6.0V	Operating Temperature Range	40°C to +85°C
RIN, CIN, DATA, DDRV,		Storage Temperature Range	65°C to +150°C
SHDN to GND	0.3V to (DV <sub>CC</sub> + 0.3V)	Junction Temperature	+150°C
RST, CLK, IO to GND	0.3V to (V <sub>CC</sub> + 0.3V)	Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (T,	4 = +70°C)		
10-Pin uMAX (derate 5.6mW/°C	C above +70°C)444mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(Figure 1, DV<sub>CC</sub> = +1.8V; V<sub>CC</sub> = +1.8V, +3.0V, or +5.0V;  $\overline{\text{SHDN}}$  = DV<sub>CC</sub>, CIN = RIN = GND or DV<sub>CC</sub>, IO = V<sub>CC</sub>, DATA = DDRV = DV<sub>CC</sub>, CIO = C<sub>CLK</sub> = C<sub>RST</sub> = C<sub>DATA</sub> = 30pF, **T<sub>A</sub>** = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLIES							
DV <sub>CC</sub> Operating Range	DVcc		1.4		5.5	V	
V <sub>CC</sub> Operating Range	V <sub>CC</sub>		1.7		5.5	V	
		CIN static		0.1	0.5	μА	
DV <sub>CC</sub> Operating Current	IDVCC	CIN clocked at 1.625MHz from GND to DV <sub>CC</sub> with 50% duty cycle		2.5			
		CIN clocked at 3.25MHz from GND to DV <sub>CC</sub> with 50% duty cycle		5			
		CIN static		0.9	3.0	μΑ	
V <sub>CC</sub> Operating Current	Ivcc	CIN clocked at 1.625MHz from GND to DV <sub>CC</sub> with 50% duty cycle		0.4		mA	
		CIN clocked at 3.25MHz from GND to DV <sub>CC</sub> with 50% duty cycle		0.8			
Total Shutdown Current	I <sub>SHDN</sub>	I <sub>OFF</sub> = I <sub>VCC</sub> + I <sub>DVCC</sub> , SHDN = GND (MAX1840 only), or DV <sub>CC</sub> = GND or V <sub>CC</sub> = GND		0.01	1	μΑ	
CIN, RIN, SHDN, DDRV LOGIC	INPUTS						
Digital Input Low Threshold	VIL		0.2 × DV <sub>C</sub> (	2		V	
Digital Input High Threshold	V <sub>IH</sub>			0.	7 × DV <sub>CC</sub>	V	
Input Leakage Current				0.01	1	μΑ	
CLK, RST OUTPUTS							
Digital Output Low Level	VoL	I <sub>SINK</sub> = 200µA			0.4	V	
Digital Output High Lavel	V <sub>OH</sub>	I <sub>SOURCE</sub> = 20µA	$0.9 \times V_{CC}$			V	
Digital Output High Level	VOH	I <sub>SOURCE</sub> = 200µA	0.8 × VCC			"	
DATA INPUT/OUTPUT							
DATA Pullup Resistance	R <sub>DATA</sub>	Between DATA and DV <sub>CC</sub>	13	20	28	kΩ	
Input Low Threshold	VIL(DATA)	(Note 2)	0.3			V	
Input High Threshold	VIH(DATA)	(Note 3)		D	V <sub>CC</sub> - 0.6	V	
Input Low Current	IIL	V <sub>CC</sub> = 5.0V			1	mA	
Input High Current	I <sub>IH</sub>				2	μΑ	

2 \_\_\_\_\_\_ /N/XI/M

### **ELECTRICAL CHARACTERISTICS (continued)**


(Figure 1, DV<sub>CC</sub> = +1.8V; V<sub>CC</sub> = +1.8V, +3.0V, or +5.0V;  $\overline{\text{SHDN}}$  = DV<sub>CC</sub>, CIN = RIN = GND or DV<sub>CC</sub>, IO = V<sub>CC</sub>, DATA = DDRV = DV<sub>CC</sub>, CIO = C<sub>CLK</sub> = C<sub>RST</sub> = C<sub>DATA</sub> = 30pF, **T<sub>A</sub> = -40°C to +85°C**, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Low Level	\/	IO = GND, I <sub>SINK</sub> = 100μA			0.4	V
	VOL(DATA)	DV <sub>CC</sub> = 3.0V, IO = GND, I <sub>SINK</sub> = 200µA			0.4	
Outout High Lovel	VOLUDATA	I <sub>SOURCE</sub> = 10µA	0.7 × DV <sub>CC</sub>			V
Output High Level	VOH(DATA)	DVCC = 3.0V, ISOURCE = 20µA	0.7 × DV <sub>CC</sub>			
IO (INPUT/OUTPUT)						
IO Pullup Resistance	Rio	Between IO and V <sub>CC</sub>	6.5	10	14	kΩ
Input Low Threshold	VIL(IO)	I <sub>IL(MAX)</sub> = 1mA (Note 2)	0.3			V
Input High Threshold	V <sub>IH(IO)</sub>	$I_{IH(MAX)} = \pm 20\mu A \text{ (Note 3)}$			0.7 × V <sub>CC</sub>	V
Input Low Current	I <sub>IL</sub>				1	mA
Input High Current	I <sub>IH</sub>				20	μΑ
Output Low Level	V <sub>OL(IO)</sub>	DATA = GND or DDRV = GND, ISINK = 200µA			0.4	V
Output High Level	V <sub>OH(IO)</sub>	ISOURCE = 20µA	0.8 × V <sub>CC</sub>			V
SHUTDOWN OUTPUT LEVELS						
Shutdown Output Levels (IO, CLK, RST)		I <sub>SINK</sub> = 200µA, <del>SHDN</del> = GND, DATA = CIN = RIN = DV <sub>CC</sub> (MAX1840 only)			0.4	V
		I <sub>SINK</sub> = 200µA, DV <sub>CC</sub> = GND, SHDN (MAX1840) = DDRV (MAX1841) = DATA = CIN = RIN = DV <sub>CC</sub>			0.4	V
		I <sub>SINK</sub> = 200µA, V <sub>CC</sub> = GND, SHDN (MAX1840) = DDRV (MAX1841) = DATA = CIN = RIN = DV <sub>CC</sub>			0.4	V
TIMING						
Maximum CLK Frequency (Notes 4, 5)	fCLK	V <sub>CC</sub> = 2.7V to 5.5V, DV <sub>CC</sub> = 1.4V to 2.7V	5	20		- MHz
	ICLK	$V_{CC} = 1.7V \text{ to } 3.6V, DV_{CC} = 1.4V \text{ to } 2.25V$	5	15		

- Note 1: Specifications to -40°C are guaranteed by design, not production tested.
- Note 2: V<sub>IL</sub> is defined as the voltage at which the output (DATA/IO) voltage equals 0.5V.
- Note 3: VIH is defined as the voltage at which the output (DATA/IO) voltage exceeds the input (IO/DATA) voltage by 100mV.
- Note 4: Timing specifications are guaranteed by design, not production tested.
- Note 5: The maximum CLK frequency is defined as the output duty cycle remaining in the 40% to 60% range when the 50% CIN is applied. CIN has 5ns rise and fall times; levels are GND to DV<sub>CC</sub>. Input and output levels are measured at 50% of the waveform.

### **Typical Operating Characteristics**


(Circuit of Figure 1, DV<sub>CC</sub> = 3.0V, V<sub>CC</sub> = +5.0V, DDRV or DATA = DV<sub>CC</sub>, RIN = CIN = GND, T<sub>A</sub> = +25°C, unless otherwise noted.)



## Typical Operating Characteristics (continued)

(Circuit of Figure 1, DV<sub>CC</sub> = 3.0V, V<sub>CC</sub> = +5.0V, DDRV or DATA = DV<sub>CC</sub>, RIN = CIN = GND, T<sub>A</sub> = +25°C, unless otherwise noted.)

# UNDERVOLTAGE SHUTDOWN WAVEFORM 1.5V VCC 0.5V/div CLK, RST, OR IO 0.5V/div



# **Pin Description**

PIN		NAME	FUNCTION	
MAX1840	MAX1841	INAIVIE	FUNCTION	
1	1	DATA	System Controller Data Input/Output. An open-drain IO with a $20k\Omega$ pull-up resistor to DV <sub>CC</sub> . For bidirectional data transfer, connect to an open-drain controller output capable of sinking 1mA while pulling DATA low. If the controller is not open-drain, use DDRV to send data and DATA to receive data.	
2	2	DVcc	Supply Voltage for System Controller Digital Pins. Set at +1.4V to +5.5V.	
3	3	CIN	System Controller Clock Input	
4	4	RIN	System Controller Reset Input	
_	5	DDRV	Optional System Controller Data Input. Connect to controllers without an open-drain output. When not used, connect DDRV to DV <sub>CC</sub> .	
5	_	SHDN	Shutdown Mode Input. Driving SHDN low reduces the total supply current to less than 1µA. In shutdown mode, RST, CLK, and IO are actively pulled low and the transfer gate between DATA and IO is disabled. When not used, connect SHDN to DVCC.	
6	6	GND	System Controller and Card Ground	
7	7	RST	Reset Output to Card. Actively pulled low during shutdown.	
8	8	CLK	Clock Output to Card. Actively pulled low during shutdown.	
9	9	Vcc	Supply Voltage for Card-Side Digital Pins. Set at +1.7V to +5.5V. Proper supply bypass is required to meet ±10kV ESD specifications.	
10	10	Ю	Card-Side Bidirectional Input/Output. An open-drain output with a $10k\Omega$ pull-up resistor to $V_{CC}$ . For bidirectional data transfer, connect to an open-drain card output capable of sinking 1mA while pulling IO low. Actively pulled low during shutdown.	

MIXIM

### **Detailed Description**

The MAX1840/MAX1841 provide the necessary level translation for interfacing with SIMs and smart cards in multivoltage systems. These devices operate with logic supply voltages between +1.4V and +5.5V on the controller side (DVCC) and between +1.7V and +5.5V on the card side (VCC). The total supply current (IDVCC + IVCC) is 1µA while operating in an idle state (see *Electrical Characteristics*). Figure 1 shows the MAX1840/MAX1841 test circuit. The *Typical Application Circuit* appears at the end of this data sheet.

#### **Level Translation**

The MAX1840/MAX1841 provide level translators for a clock input, a reset input, and a bidirectional data IO. The clock and reset inputs (CIN and RIN) are level shifted from the controller-side supply rails (DV<sub>CC</sub> to GND) to the card-side supply rails (V<sub>CC</sub> to GND). When connected to an open-drain controller output, DATA and IO provide bidirectional level translation. All level translation is valid for DV<sub>CC</sub>  $\geq$  V<sub>CC</sub> or DV<sub>CC</sub>  $\leq$  V<sub>CC</sub>. The MAX1840/MAX1841 contain internal pull up resistors from DATA to the controller-side supply (DV<sub>CC</sub>) and from IO to the card-side supply (V<sub>CC</sub>). For push-pull controller outputs, see the *Data Driver* section for bidirectional data translation.

#### Data Driver (MAX1841 Only)

When using a microcontroller ( $\mu$ C) without an open-drain output, use the data driver (DDRV) input to send data to the SIM/smart card, while DATA provides the controller-side output for bidirectional data transfer. When not used, connect DDRV to DVCC to reduce total supply current.

### **Shutdown Mode**

For the MAX1840, drive  $\overline{SHDN}$  low to activate shutdown. Connect  $\overline{SHDN}$  to DVCC or drive high for normal operation. To allow for card insertion and removal, shutdown mode actively pulls CLK, RST, and IO low; it also disconnects the internal 10k $\Omega$  pull up resistor from VCC to prevent excessive current draw. Shutdown mode reduces the total supply current (IDVCC + IVCC) to 0.01 $\mu$ A.

#### SIM/Smart Card Insertion/Removal

The SIM/smart card specifications require that the cardside pins (V<sub>CC</sub>, CLK, RST, IO) be at ground potential prior to inserting the SIM/smart card. For applications using the MAX1686H (Figure 3), the easiest way to achieve this is by shutting down the MAX1686H or by




Figure 1. MAX1840/MAX1841 Test Circuit

driving SHDN (MAX1840 only) low. If specific sequencing is desired, pull IO low by driving either DATA or DDRV (MAX1841 only) low, and pull CLK and RST low by driving CIN and RIN low, respectively.

### **ESD Protection**

As with all Maxim devices, ESD-protection structures on all pins protect against ESDs encountered during handling and assembly. For further protection during card insertion and removal, the pins that connect to the card socket (CLK, RST, IO, VCC, and GND) provide protection against  $\pm 10 \text{kV}$  of ESD. The ESD structures withstand high ESD in all states: normal operation, shutdown, and power-down. After an ESD event, the MAX1840/MAX1841 continue working without latchup. A 1µF bypass capacitor from VCC to GND is required to exceed  $\pm 10 \text{kV}$  ESD specifications.

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report documenting test setup, test methodology, and test results.

# **Applications Information**

### SIM/Smart Card Interface

To provide 5V when interfacing with a 5V SIM/smart card, +3V systems require a DC-DC converter. The MAX1686H +5V regulating charge pump for SIM cards provides




Figure 2. Using MAX1840/MAX1841 and MAX1686/MAX1686H Charge Pump for SIM Card Applications

0V/3V/5V for full compatibility with SIM/smart-card specifications. Figure 2 shows the charge pump for SIM card applications. Alternatively, the MAX619 generates a regulated 5V from input voltages as low as 2V.

### SPI/QSPI/MICROWIRE Interface

The MAX1840/MAX1841 are also useful as 3V/5V level shifters in SPI, QSPI, and MICROWIRE applications (Figure 3). On the slave side, connect CLK to SCLK, RST to CS, and IO to DOUT and DIN. The unidirectional





Figure 3. MAX1840/MAX1841 with SPI/QSPI/MICROWIRE Interfaces

level shifters transfer chip select and clock signals to the slave device(s), while the bidirectional level shifter transfers data.


\_Chip Information

**TRANSISTOR COUNT: 211** 

### **Typical Application Circuit**



# **Packaging Information**



Note: The MAX1840/MAX1841 do not have an exposed pad.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2000 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.