

### **General Description**


The MAX4238/MAX4239 are low-noise, low-drift, ultrahigh precision amplifiers that offer near-zero DC offset and drift through the use of patented autocorrelating zeroing techniques. This method constantly measures and compensates the input offset, eliminating drift over time and temperature and the effect of 1/f noise. Both devices feature rail-to-rail outputs, operate from a single 2.7V to 5.5V supply, and consume only 600µA. An activelow shutdown mode decreases supply current to 0.1µA.

The MAX4238 is unity-gain stable with a gain-bandwidth product of 1MHz, while the decompensated MAX4239 is stable with A<sub>V</sub> ≥ 10V/V and a GBWP of 6.5MHz. The MAX4238/MAX4239 are available in 8-pin narrow SO, 6-pin TDFN and SOT23 packages.

### **Applications**

Thermocouples Strain Gauges **Electronic Scales** Medical Instrumentation Instrumentation Amplifiers

## **Typical Application Circuit**



#### **Features**

- ♦ Ultra-Low, 0.1µV Offset Voltage 2.0µV (max) at +25°C 2.5µV (max) at -40°C to +85°C 3.5µV (max) at -40°C to +125°C
- ♦ Low 10nV/°C Drift
- ♦ Specified over the -40°C to +125°C Automotive **Temperature Range**
- ♦ Low Noise: 1.5µVp-p from DC to 10Hz
- ◆ 150dB Avol, 140dB PSRR, 140dB CMRR
- ♦ High Gain-Bandwidth Product 1MHz (MAX4238) 6.5MHz (MAX4239)
- ♦ 0.1µA Shutdown Mode
- ♦ Rail-to-Rail Output (R<sub>L</sub> = 1kΩ)
- ♦ Low 600µA Supply Current
- **♦** Ground-Sensing Input
- ♦ Single 2.7V to 5.5V Supply Voltage Range
- ◆ Available in a Space-Saving 6-Pin SOT23 and TDFN Packages

### **Ordering Information**

PART	PIN-PACKAGE	TOP MARK
MAX4238AUT-T	6 SOT23	AAZZ
MAX4238AUT/V+T	6 SOT23	_
MAX4238ASA	8 SO	_
MAX4238ATT+T	6 TDFN-EP*	+ANG
MAX4239AUT-T	6 SOT23	ABAA
MAX4239AUT/V+T	6 SOT23	_
MAX4239ASA	8 SO	_
MAX4239ATT+T	6 TDFN-EP*	+ANH

**Note:** All devices are specified over the -40°C to +125°C operating temperature range.

/V denotes an automotive-qualified part.

#### **Selector Guide**

PART	MINIMUM STABLE GAIN	GAIN BANDWIDTH (MHz)
MAX4238	1V/V	1
MAX4239	10V/V	6.5

Pin Configurations appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

<sup>\*</sup>EP = Exposed paddle.

#### **ABSOLUTE MAXIMUM RATINGS**

Power-Supply Voltage (V <sub>CC</sub> to GND)6V
All Other Pins(V <sub>GND</sub> - 0.3V) to (V <sub>CC</sub> + 0.3V)
Output Short-Circuit Duration
(OUT shorted to V <sub>CC</sub> or GND)Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
6-Pin Plastic SOT23
(derate 9.1mW/°C above +70°C)727mW
8-Pin Plastic SO (derate 5.88mW/°C above +70°C)471mW
6-Pin TDFN-EP (derate 18.2mW above +70°C)1454mW

Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	
Lead(Pb)-Free Packages	+260°C
Packages Containing Lead	+240°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V}, \text{V}_{\text{CM}} = \text{V}_{\text{GND}} = 0 \text{V}, \text{V}_{\text{OUT}} = \text{V}_{\text{CC}}/2, \text{R}_{\text{L}} = 10 \text{k}\Omega$  connected to  $\text{V}_{\text{CC}}/2, \overline{\text{SHDN}} = \text{V}_{\text{CC}}, \textbf{T}_{\textbf{A}} = +25 ^{\circ} \textbf{C}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Input Offset Voltage	Vos	(Note 1)			0.1	2	μV	
Long-Term Offset Drift					50		nV/1000hr	
Input Bias Current	IB	(Note 2)			1		рА	
Input Offset Current	los	(Note 2)			2		рА	
Peak-to-Peak Input Noise Voltage	e <sub>nP-P</sub>	$R_S = 100\Omega$ , 0.01Hz to 10H	Z		1.5		μV <sub>P-P</sub>	
Input Voltage-Noise Density	en	f = 1kHz			30		NV/√Hz	
Common-Mode Input Voltage Range	V <sub>CM</sub>	Inferred from CMRR test		V <sub>GND</sub> - 0.1		V <sub>C</sub> C - 1.3	V	
Common-Mode Rejection Ratio	CMRR	-0.1V ≤ V <sub>CM</sub> ≤ V <sub>CC</sub> - 1.3V (N	lote 1)	120	140		dB	
Power-Supply Rejection Ratio	PSRR	2.7V ≤ V <sub>CC</sub> ≤ 5.5V (Note 1)		120	140		dB	
Large-Signal Voltage Gain	Avol	0.05V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> - 0.05V (Note 1)	$R_L = 10k\Omega$	125	150		-ID	
		0.1V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> - 0.1V (Note 1)	$R_L = 1k\Omega$	125	145		dB	
		$R_L = 10 k\Omega$	V <sub>C</sub> C - V <sub>O</sub> H		4	10	mV	
Outside Vallage Outside			V <sub>OL</sub>		4	10		
Output Voltage Swing	VOH/VOL	D 410	Vcc - Voh		35	50		
		$R_L = 1k\Omega$	V <sub>OL</sub>		35	50	1	
Output Short-Circuit Current		To either supply			40		mA	
Output Leakage Current		0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , SHDN = G	ND (Note 2)		0.01	1	μΑ	
Slew Rate		$V_{CC} = 5V, C_L = 100pF,$	MAX4238		0.35		1//110	
Siew nate		V <sub>OUT</sub> = 2V step	MAX4239		1.6		- V/μs	
Gain-Bandwidth Product	GBWP	$R_L = 10k\Omega$ , $C_L = 100pF$ ,	MAX4238		1		MHz	
daiii-balluwidii i Toduci	GDVVI-	measured at f = 100kHz	MAX4239		6.5		IVIITZ	
Minimum Stable Closed-Loop		$R_L = 10k\Omega$ , $C_L = 100pF$ ,	MAX4238		1		V/V	
Gain		phase margin = 60°	MAX4239		10			

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(2.7 \text{V} \le \text{V}_{\text{CC}} \le 5.5 \text{V}, \text{V}_{\text{CM}} = \text{V}_{\text{GND}} = 0 \text{V}, \text{V}_{\text{OUT}} = \text{V}_{\text{CC}}/2, \text{R}_{\text{L}} = 10 \text{k}\Omega$  connected to  $\text{V}_{\text{CC}}/2, \overline{\text{SHDN}} = \text{V}_{\text{CC}}, \overline{\text{T}_{\text{A}}} = +25 ^{\circ}\text{C}, \overline{\text{U}}_{\text{C}}$  unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
Maximum Classed Loop Cain		$R_L = 10k\Omega$ , $C_L = 100pF$ ,	MAX4238		1000		V/V
Maximum Closed-Loop Gain		phase margin = 60°	MAX4239		6700		V/V
			0.1% (10 bit)		0.5		
Cattling Time		1\/ atan	0.025% (12 bit)		1.0		
Settling Time		-1V step	0.006% (14 bit)		1.7		ms
			0.0015% (16 bit)		2.3		
			0.1% (10 bit)		3.3		
Overload Recovery Time		$A_V = 10$ 0.			4.1		
		(Note 4)	0.006% (14 bit)		4.9		ms .
			0.0015% (16 bit)		5.7		
			0.1% (10 bit)		1.8		- ms
Startup Time		$A_V = 10$	0.025% (12 bit)		2.6		
Startup Time			0.006% (14 bit)		3.4		
			0.0015% (16 bit)		4.3		
Supply Voltage Range	Vcc	Inferred by PSRR test		2.7		5.5	V
Supply Current	loo	$\overline{SHDN} = V_{CC}$ , no load, $V_{C}$	C = 5.5V		600	850	
Supply Current	Icc	SHDN = GND, V <sub>CC</sub> = 5.5V			0.1	1	μΑ
Shutdown Logic-High	VIH			2.2			V
Shutdown Logic-Low	V <sub>IL</sub>					0.8	V
Shutdown Input Current		0V ≤ V <del>SHDN</del> ≤ VCC			0.1	1	μΑ

#### **ELECTRICAL CHARACTERISTICS**

 $(2.7 \text{V} \le \text{V}_{CC} \le 5.5 \text{V}, \text{V}_{CM} = \text{GND} = 0 \text{V}, \text{V}_{OUT} = \text{V}_{CC}/2, \text{R}_L = 10 \text{k}\Omega$  connected to  $\text{V}_{CC}/2, \overline{\text{SHDN}} = \text{V}_{CC}, T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise noted.) (Note 5)


PARAMETER	SYMBOL		CONDITIONS		TYP	MAX	UNITS	
Input Offset Voltage	Voc	(Note 1)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			2.5	\/	
Input Offset Voltage	Vos	(Note 1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			3.5	μV	
Input Offset Drift	TCVos	(Note 1)			10		nV/°C	
Common-Mode Input Voltage Range	V <sub>СМ</sub>	Inferred from	CMRR test	V <sub>GND</sub> - 0.05		V <sub>C</sub> C - 1.4	V	
Common-Mode Rejection Ratio	CMRR	V <sub>GND</sub> - 0.05V V <sub>CM</sub> ≤ V <sub>CC</sub> -	$\leq$ T <sub>A</sub> = -40°C to +85°C	115			dB	
Gommon Wode Hejection Hatio	Civil ti t	1.4V (Note 1)	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	90			GD.	
Power-Supply Rejection Ratio	PSRR	2.7V ≤ V <sub>CC</sub> ≤	5.5V (Note 1)	120			dB	
Large-Signal Voltage Gain		$R_L = 10k\Omega$ , $0.1V \le V_{OUT}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	125			dB	
	Avol	≤ V <sub>CC</sub> - 0.1V (Note 1)	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	95			GD.	
		$R_L = 1k\Omega$ (Note 1)	$0.1V \le V_{OUT} \le V_{CC} - 0.1V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	120			- dB	
			$0.2V \le V_{OUT} \le V_{CC} - 0.2V,$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	80				
	V <sub>OH</sub> /V <sub>OL</sub>	$R_{L} = 10k\Omega$ $R_{L} = 1k\Omega$	VCC - VOH			20		
Output Voltage Swing			V <sub>OL</sub>			20	mV	
Culput Voltage Swing			VCC - VOH			100		
			V <sub>OL</sub>			100		
Output Leakage Current		$0V \le V_{OUT} \le V_{OUT}$ (Note 3)	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , SHDN = GND (Note 3)			2	μΑ	
Supply Voltage Range	Vcc	Inferred by PS	Inferred by PSRR test			5.5	V	
Supply Current	loo	SHDN = V <sub>CC</sub> , no load, V <sub>CC</sub> = 5.5V				900	, . Λ	
Supply Current	Icc	SHDN = GND, V <sub>CC</sub> = 5.5V				2	μΑ	
Shutdown Logic High	VIH			2.2			V	
Shutdown Logic Low	VIL					0.7	V	
Shutdown Input Current		0V ≤ V SHDN ≤	VCC			2	μΑ	

- **Note 1**: Guaranteed by design. Thermocouple and leakage effects preclude measurement of this parameter during production testing. Devices are screened during production testing to eliminate defective units.
- Note 2: IN+ and IN- are gates to CMOS transistors with typical input bias current of 1pA. CMOS leakage is so small that it is impractical to test and guarantee in production. Devices are screened during production testing to eliminate defective units.
- Note 3: Leakage does not include leakage through feedback resistors.
- **Note 4**: Overload recovery time is the time required for the device to recover from saturation when the output has been driven to either rail.
- Note 5: Specifications are 100% tested at TA = +25°C, unless otherwise noted. Limits over temperature are guaranteed by design.

1	/U/IXI/W

## **Typical Operating Characteristics**


 $(V_{CC} = 5V, V_{CM} = 0V, R_L = 10k\Omega \text{ connected to } V_{CC}/2, \overline{SHDN} = V_{CC}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



MIXIM


### Typical Operating Characteristics (continued)


 $(V_{CC} = 5V, V_{CM} = 0V, R_L = 10k\Omega$  connected to  $V_{CC}/2$ ,  $\overline{SHDN} = V_{CC}$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



## Typical Operating Characteristics (continued)

 $(V_{CC} = 5V, V_{CM} = 0V, R_L = 10k\Omega$  connected to  $V_{CC}/2$ ,  $\overline{SHDN} = V_{CC}$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)





### **Pin Description**

	PIN		NAME	FUNCTION
TDFN	SOT23	so	INAME	FUNCTION
1	1	6	OUT	Amplifier Output
2	2	4	GND	Ground
3	3	3	IN+	Noninverting Input
4	4	2	IN-	Inverting Input
5	5	1	SHDN	Shutdown Input. Active-low shutdown, connect to V <sub>CC</sub> for normal operation.
6	6	7	Vcc	Positive Power Supply
		5, 8	N.C.	No Connection. Not internally connected.
_	_	_	EP	Exposed Pad (TDFN only). Connect EP to GND.

## **Detailed Description**

The MAX4238/MAX4239 are high-precision amplifiers that have less than 2.5µV of input-referred offset and low 1/f noise. These characteristics are achieved through a patented autozeroing technique that samples and cancels the input offset and noise of the amplifier. The pseudorandom clock frequency varies from 10kHz to 15kHz, reducing intermodulation distortion present in chopper-stabilized amplifiers.

#### **Offset Error Sources**

To achieve very low offset, several sources of error common to autozero-type amplifiers need to be considered. The first contributor is the settling of the sampling capacitor. This type of error is independent of input-source impedance, or the size of the external gain-setting resistors. Maxim uses a patented design technique to avoid large changes in the voltage on the sampling capacitor to reduce settling time errors.

The second error contributor, which is present in both autozero and chopper-type amplifiers, is the charge injection from the switches. The charge injection appears as current spikes at the input, and combined with the impedance seen at the amplifier's input, contributes to input offset voltage. Minimize this feedthrough by reducing the size of the gain-setting resistors and the input-source impedance. A capacitor in parallel with the feedback resistor reduces the amount of clock feedthrough to the output by limiting the closed-loop bandwidth of the device.

The design of the MAX4238/MAX4239 minimizes the effects of settling and charge injection to allow specification of an input offset voltage of 0.1µV (typ) and less than 2.5µV over temperature (-40°C to +85°C).

#### 1/f Noise

1/f noise, inherent in all semiconductor devices, is inversely proportional to frequency. 1/f noise increases 3dB/octave and dominates amplifier noise at lower frequencies. This noise appears as a constantly changing voltage in series with any signal being measured. The MAX4238/MAX4239 treat 1/f noise as a slow varying offset error, inherently canceling the 1/f noise.

NIXIN

#### **Output Overload Recovery**

Autozeroing amplifiers typically require a substantial amount of time to recover from an output overload. This is due to the time it takes for the null amplifier to correct the main amplifier to a valid output. The MAX4238/MAX4239 require only 3.3ms to recover from an output overload (see *Electrical Characteristics* and *Typical Operating Characteristics*).

#### Shutdown

The MAX4238/MAX4239 feature a low-power (0.1 $\mu$ A) shutdown mode. When  $\overline{SHDN}$  is pulled low, the clock stops and the device output enters a high-impedance state. Connect  $\overline{SHDN}$  to  $V_{CC}$  for normal operation.

### Applications Information

#### Minimum and Maximum Gain Configurations

The MAX4238 is a unity-gain stable amplifier with a gain-bandwidth product (GBWP) of 1MHz. The MAX4239 is decompensated for a GBWP of 6.5MHz and is stable with a gain of 10V/V. Unlike conventional operational amplifiers, the MAX4238/MAX4239 have a maximum gain specification. To maintain stability, set the gain of the MAX4238 between Ay = 1000V/V to 1V/V, and set the gain of the MAX4239 between Ay = 6700V/V and 10V/V.


#### **ADC Buffer Amplifier**

The low offset, fast settling time, and 1/f noise cancellation of the MAX4238/MAX4239 make these devices ideal for ADC buffers. The MAX4238/MAX4239 are well suited for low-speed, high-accuracy applications such as strain gauges (see *Typical Application Circuit*).

#### Error Budget Example

When using the MAX4238/MAX4239 as an ADC buffer, the temperature drift should be taken into account when determining the maximum input signal. With a typical offset drift of 10nV/°C, the drift over a 10°C range is 100nV. Setting this equal to 1/2LSB in a 16-bit system yields a full-scale range of 13mV. With a single 2.7V supply, an acceptable closed-loop gain is  $A_V = 200$ . This provides sufficient gain while maintaining headroom.

### Pin Configurations



**Chip Information** 

PROCESS: BICMOS

## \_Package Information

For the latest package outline information and land patterns (footprints), go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
6 SOT23	U6F-6	<u>21-0058</u>	<u>90-0175</u>
8 SO	S8-4	21-0041	90-0096
6 TDFN	T633+2	21-0137	90-0058

#### Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	5/06		_
3	8/11	Added MAX4238 and MAX4239 automotive-qualified parts	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

9 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600