## FM25L256

## 256Kb FRAM Serial 3V Memory - Commercial Temp.



#### **Features**

#### 256K bit Ferroelectric Nonvolatile RAM

- Organized as 32,768 x 8 bits
- Unlimited Read/Write Cycles
- 10 Year Data Retention
- NoDelay<sup>TM</sup> Writes
- Advanced High-Reliability Ferroelectric Process

#### Very Fast Serial Peripheral Interface - SPI

- Up to 25 MHz Frequency
- Direct Hardware Replacement for EEPROM
- SPI Mode 0 & 3 (CPOL, CPHA=0,0 & 1,1)

#### Write Protection Scheme

- Hardware Protection
- Software Protection

#### **Low Power Consumption**

- Low Voltage Operation 2.7V 3.6V
- 1 µA (typ) Standby Current

### **Industry Standard Configurations**

- Commercial Temperature 0°C to +70°C
- 8-pin SOIC and 8-pin TDFN Packages
- "Green" Packaging Options

## **Description**


The FM25L256 is a 256-kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or FRAM is nonvolatile and performs reads and writes like a RAM. It provides reliable data retention for 10 years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories.

Unlike serial EEPROMs, the FM25L256 performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte has been transferred to the device. The next bus cycle may commence without the need for data polling. In addition, the product offers virtually unlimited write endurance. FRAM also exhibits much lower power consumption than EEPROM.

These capabilities make the FM25L256 ideal for nonvolatile memory applications requiring frequent or rapid writes or low power operation. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss.

The FM25L256 provides substantial benefits to users of serial EEPROM as a hardware drop-in replacement. The FM25L256 uses the high-speed SPI bus, which enhances the high-speed write capability of FRAM technology. Device specifications are guaranteed over a commercial temperature range of 0°C to +70°C.

# **Pin Configuration**



Pin Name	Function
/CS	Chip Select
/WP	Write Protect
/HOLD	Hold
SCK	Serial Clock
SI	Serial Data Input
SO	Serial Data Output
VDD	Supply Voltage (2.7 to 3.6V)
VSS	Ground

Ordering Information					
FM25L256-SC	8-pin SOIC				
FM25L256-GC	"Green" 8-pin SOIC				
FM25L256-DGC	"Green" 8-pin TDFN				

This is a product in the pre-production phase of development. Device characterization is complete and Ramtron does not expect to change the specifications. Ramtron will issue a Product Change Notice if any specification changes are made.

Rev. 2.4 (obsolete)

Feb. 2009

Ramtron International Corporation 1850 Ramtron Drive, Colorado Springs, CO 80921 (800) 545-FRAM, (719) 481-7000

www.ramtron.com




Figure 1. Block Diagram

## **Pin Descriptions**

Pin Name	I/O	Description
/CS	Input	Chip Select: This active low input activates the device. When high, the device enters
		low-power standby mode, ignores other inputs, and all outputs are tri-stated. When
		low, the device internally activates the SCK signal. A falling edge on /CS must occur
		prior to every op-code.
SCK	Input	Serial Clock: All I/O activity is synchronized to the serial clock. Inputs are latched on
		the rising edge and outputs occur on the falling edge. Since the device is static, the
		clock frequency may be any value between 0 and 25 MHz and may be interrupted at
		any time.
/HOLD	Input	Hold: The /HOLD pin is used when the host CPU must interrupt a memory operation
		for another task. When /HOLD is low, the current operation is suspended. The device
		ignores any transition on SCK or /CS. All transitions on /HOLD must occur while
		SCK is low.
/WP	Input	Write Protect: This active low pin prevents write operations to the status register only.
		A complete explanation of write protection is provided on pages 6 and 7.
SI	Input	Serial Input: All data is input to the device on this pin. The pin is sampled on the
	\	rising edge of SCK and is ignored at other times. It should always be driven to a valid
	1	logic level to meet I <sub>DD</sub> specifications.
		* SI may be connected to SO for a single pin data interface.
SO	Output	Serial Output: This is the data output pin. It is driven during a read and remains tri-
		stated at all other times including when /HOLD is low. Data transitions are driven on
		the falling edge of the serial clock.
		* SO may be connected to SI for a single pin data interface.
VDD	Supply	Power Supply (2.7V to 3.6V)
VSS	Supply	Ground

Rev. 2.4 (obsolete)

Feb. 2009 Page 2 of 14

#### Overview

The FM25L256 is a serial FRAM memory. The memory array is logically organized as 32,768 x 8 and is accessed using an industry standard Serial Peripheral Interface or SPI bus. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM25L256 and a serial EEPROM with the same pinout is the FRAM's superior write performance and power consumption.

### **Memory Architecture**

When accessing the FM25L256, the user addresses 32K locations of 8 data bits each. These data bits are shifted serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an op-code, and a two-byte address. The upper bit of the address range is a "don't care" value. The complete address of 15-bits specifies each byte address uniquely.

Most functions of the FM25L256 either are controlled by the SPI interface or are handled automatically by on-board circuitry. The access time for memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. So, by the time a new bus transaction can be shifted into the device, a write operation will be complete. This is explained in more detail in the interface section.

Users expect several obvious system benefits from the FM25L256 due to its fast write cycle and high endurance as compared to EEPROM. In addition there are less obvious benefits as well. For example in a high noise environment, the fast-write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle.

Note that the FM25L256 contains no power management circuits other than a simple internal power-on reset circuit. It is the user's responsibility to ensure that  $V_{DD}$  is within datasheet tolerances to prevent incorrect operation. It is recommended that the part is not powered down with chip select active.

### Serial Peripheral Interface – SPI Bus

The FM25L256 employs a Serial Peripheral Interface (SPI) bus. It is specified to operate at speeds up to 25 MHz. This high-speed serial bus provides high performance serial communication to a host

microcontroller. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25L256 operates in SPI Mode 0 and 3.

The SPI interface uses a total of four pins: clock, data-in, data-out, and chip select. A typical system configuration uses one or more FM25L256 devices with a microcontroller that has a dedicated SPI port, as Figure 2 illustrates. Note that the clock, data-in, and data-out pins are common among all devices. The Chip Select and Hold pins must be driven separately for each FM25L256 device.

For a microcontroller that has no dedicated SPI bus, a general purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins together and tie off the Hold pin. Figure 3 shows a configuration that uses only three pins.

### **Protocol Overview**

The SPI interface is a synchronous serial interface using clock and data pins. It is intended to support multiple devices on the bus. Each device is activated using a chip select. Once chip select is activated by the bus master, the FM25L256 will begin monitoring the clock and data lines. The relationship between the falling edge of /CS, the clock and data is dictated by the SPI mode. The device will make a determination of the SPI mode on the falling edge of each chip select. While there are four such modes, the FM25L256 supports only modes 0 and 3. Figure 4 shows the required signal relationships for modes 0 and 3. For both modes, data is clocked into the FM25L256 on the rising edge of SCK and data is expected on the first rising edge after /CS goes active. If the clock starts from a high state, it will fall prior to the first data transfer in order to create the first rising edge.

The SPI protocol is controlled by op-codes. These op-codes specify the commands to the device. After /CS is activated the first byte transferred from the bus master is the op-code. Following the op-code, any addresses and data are then transferred. Note that the WREN and WRDI op-codes are commands with no subsequent data transfer.

Important: The /CS must go inactive after an operation is complete and before a new op-code can be issued. There is one valid op-code only per active chip select.

Rev. 2.4 (obsolete)

Feb. 2009 Page 3 of 14




Figure 2. System Configuration with SPI port




Figure 3. System Configuration without SPI port




Figure 4. SPI Modes 0 & 3

Rev. 2.4 (obsolete)

Feb. 2009 Page 4 of 14

#### **Power Up to First Access**

The FM25L256 is not accessible for a period of time (10 ms) after power up. Users must comply with the timing parameter  $t_{PU}$ , which is the minimum time from  $V_{DD}$  (min) to the first /CS low.

#### **Data Transfer**

All data transfers to and from the FM25L256 occur in 8-bit groups. They are synchronized to the clock signal (SCK), and they transfer most significant bit (MSB) first. Serial inputs are registered on the rising edge of SCK. Outputs are driven from the falling edge of SCK.

#### **Command Structure**

There are six commands called op-codes that can be issued by the bus master to the FM25L256. They are listed in the table below. These op-codes control the functions performed by the memory. They can be divided into three categories. First, there are commands that have no subsequent operations. They perform a single function such as to enable a write operation. Second are commands followed by one byte, either in or out. They operate on the status register. The third group includes commands for memory transactions followed by address and one or more bytes of data.

**Table 1. Op-Code Commands** 

Name	Description	<b>Op-Code</b>
WREN	Set Write Enable Latch	0000 0110b
WRDI	Write Disable	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read Memory Data	0000 0011b
WRITE	Write Memory Data	0000 0010b

#### **WREN - Set Write Enable Latch**

The FM25L256 will power up with writes disabled. The WREN command must be issued prior to any write operation. Sending the WREN op-code will allow the user to issue subsequent op-codes for write operations. These include writing the status register and writing the memory.

Sending the WREN op-code causes the internal Write Enable Latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL=1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect on the state of this bit. Completing any write operation will automatically clear the write-enable latch and prevent further writes without another WREN command. Figure 5 below illustrates the WREN command bus configuration.

#### **WRDI - Write Disable**

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the status register and verifying that WEL=0. Figure 6 illustrates the WRDI command bus configuration.




Figure 5. WREN Bus Configuration

Rev. 2.4 (obsolete)

Feb. 2009 Page 5 of 14




Figure 6. WRDI Bus Configuration

### **RDSR - Read Status Register**

The RDSR command allows the bus master to verify the contents of the Status register. Reading Status provides information about the current state of the write protection features. Following the RDSR opcode, the FM25L256 will return one byte with the contents of the Status register. The Status register is described in detail in a later section.

### WRSR - Write Status Register

The WRSR command allows the user to select certain write protection features by writing a byte to the Status register. Prior to issuing a WRSR command, the /WP pin must be high or inactive. Prior to sending the WRSR command, the user must send a WREN command to enable writes. Note that executing a WRSR command is a write operation and therefore clears the Write Enable Latch.




Figure 7. RDSR Bus Configuration




Figure 8. WRSR Bus Configuration

### **Status Register & Write Protection**

The write protection features of the FM25L256 are multi-tiered. Taking the /WP pin to a logic low state is the hardware write protect function. All write operations are blocked when /WP is low. To write the memory with /WP high, a WREN op-code must first be issued. Assuming that writes are enabled using WREN and by /WP, writes to memory are controlled by the Status register. As described above, writes to the status register are performed using the WRSR command and subject to the /WP pin. The Status register is organized as follows.

Table 2. Status Register

2 44 % 10 2	- States							
Bit	7	6	5	4	3	2	1	0
Name	WPEN	0	0	0	BP1	BP0	WEL	0

Bits 0 and 4-6 are fixed at 0 and cannot be modified. Note that bit 0 (Ready in EEPROMs) is unnecessary as the FRAM writes in real-time and is never busy. The BP1 and BP0 control software write protection features. They are nonvolatile (shaded yellow). The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the status register has no effect on its state. This bit

Rev. 2.4 (obsolete)

Feb. 2009 Page 6 of 14

is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write protected as shown in the following table.

**Table 3. Block Memory Write Protection** 

BP1	BP0	Protected Address Range
0	0	None
0	1	6000h to 7FFFh (upper <sup>1</sup> / <sub>4</sub> )
1	0	4000h to 7FFFh (upper ½)
1	1	0000h to 7FFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The WPEN bit controls the effect of the hardware /WP pin. When WPEN is low, the /WP pin is ignored. When WPEN is high, the /WP pin controls write access to the status register. Thus the Status register is write protected if WPEN=1 and /WP=0.

This scheme provides a write protection mechanism, which can prevent software from writing the memory under any circumstances. This occurs if the BP1 and BP0 are set to 1, the WPEN bit is set to 1, and /WP is set to 0. This occurs because the block protect bits prevent writing memory and the /WP signal in hardware prevents altering the block protect bits (if WPEN is high). Therefore in this condition, hardware must be involved in allowing a write operation. The following table summarizes the write protection conditions.

**Table 4. Write Protection** 

WEL	WPEN	/WP	Protected Blocks	<b>Unprotected Blocks</b>	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

## **Memory Operation**

The SPI interface, which is capable of a relatively high clock frequency, highlights the fast write capability of the FRAM technology. Unlike SPI-bus EEPROMs, the FM25L256 can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

### Write Operation

All writes to the memory array begin with a WREN op-code. The next op-code is the WRITE instruction. This op-code is followed by a two-byte address value. The upper bit of the address is a "don't care". In total, 15-bits specify the address of the first data byte of the write operation. Subsequent bytes are data and they are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 7FFFh is reached, the counter will roll over to 0000h. Data is written MSB first. A write operation is shown in Figure 9.

Unlike EEPROMs, any number of bytes can be written sequentially and each byte is written to memory immediately after it is clocked in (after the 8<sup>th</sup> clock). The rising edge of /CS terminates a WRITE op-code operation. Asserting /WP active in

the middle of a write operation will have no affect until the next falling edge of /CS.

### **Read Operation**

After the falling edge of /CS, the bus master can issue a READ op-code. Following this instruction is a two-byte address value. The upper bit of the address is a don't care. In total, 15-bits specify the address of the first byte of the read operation. After the op-code and address are complete, the SI line is ignored. The bus master issues 8 clocks, with one bit read out for each. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 7FFFh is reached, the counter will roll over to 0000h. Data is read MSB first. The rising edge of /CS terminates a READ op-code operation. A read operation is shown in Figure 10.

### Hold

The /HOLD pin can be used to interrupt a serial operation without aborting it. If the bus master pulls the /HOLD pin low while SCK is low, the current operation will pause. Taking the /HOLD pin high while SCK is low will resume an operation. The transitions of /HOLD must occur while SCK is low, but the SCK and /CS pins can toggle during a hold state.

Rev. 2.4 (obsolete)

Feb. 2009 Page 7 of 14




Figure 9. Memory Write





Figure 10. Memory Read

Alternative: FM251.2.5



## **Electrical Specifications**

**Absolute Maximum Ratings** 

Symbol	Description	Ratings
$V_{ m DD}$	Power Supply Voltage with respect to V <sub>SS</sub>	-1.0V to +5.0V
$V_{\rm IN}$	Voltage on any pin with respect to V <sub>SS</sub>	-1.0V to +5.0V
		and $V_{IN} < V_{DD} + 1.0V$
$T_{STG}$	Storage Temperature	-55°C to + 125°C
$T_{LEAD}$	Lead Temperature (Soldering, 10 seconds)	300° C
$V_{\mathrm{ESD}}$	Electrostatic Discharge Voltage	
	- Human Body Model (JEDEC Std JESD22-A114-B)	3kV
	- Charged Device Model (JEDEC Std JESD22-C101-A)	1kV
	- Machine Model (JEDEC Std JESD22-A115-A)	100V
	Package Moisture Sensitivity Level	MSL-1

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

**DC Operating Conditions** ( $T_A = 0$ °C to +70°C,  $V_{DD} = 2.7$ V to 3.6V unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
$V_{DD}$	Power Supply Voltage	2.7	-	3.6	V	
$I_{DD}$	Power Supply Current					1
	@ SCK = 1.0 MHz		-	0.3	mA	
	@ SCK = 25.0 MHz		-	6.0	mA	
$I_{SB}$	Standby Current					2
	@ $T_A = 25^{\circ}C$	-		1.0	μА	
	@ $T_A = 55^{\circ}C$	- "		2.5	μA	
	@ $T_A = 70^{\circ}C$	-		5.0	μA	
$I_{LI}$	Input Leakage Current	-		±1	μA	3
$I_{LO}$	Output Leakage Current	-		±1	μA	3
$V_{IH}$	Input High Voltage	$0.7 V_{DD}$		$V_{\rm DD} + 0.5$	V	
$V_{\rm IL}$	Input Low Voltage	-0.3		$0.3 V_{DD}$	V	
V <sub>OH</sub>	Output High Voltage	$V_{\rm DD} - 0.8$		-	V	
	@ $I_{OH} = -2 \text{ mA}$	10				
$V_{OL}$	Output Low Voltage	11		0.4	V	
	$@ I_{OL} = 2 \text{ mA}$					
$V_{HYS}$	Input Hysteresis	$0.05~\mathrm{V_{DD}}$		-	V	4

### **Notes**

- SCK toggling between  $V_{DD}$ -0.3V and  $V_{SS}$ , other inputs  $V_{SS}$  or  $V_{DD}$ -0.3V. SCK = SI = /CS= $V_{DD}$ . All inputs  $V_{SS}$  or  $V_{DD}$ .
- 3.  $V_{SS} \le V_{IN} \le V_{DD}$  and  $V_{SS} \le V_{OUT} \le V_{DD}$ .
- This parameter is characterized but not 100% tested.

Rev. 2.4 (obsolete)

Feb. 2009 Page 9 of 14 **AC Parameters**  $(T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}, C_L = 30 \text{pF})$ 

		$V_{DD} = 2$ .	$V_{DD} = 2.7 \text{ to } 3.0 \text{V}$		$V_{DD} = 3.0 \text{ to } 3.6 \text{V}$		
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
$f_{CK}$	SCK Clock Frequency	0	20	0	25	MHz	
$t_{CH}$	Clock High Time	22		18		ns	1
$t_{\rm CL}$	Clock Low Time	22		18		ns	1
$t_{CSU}$	Chip Select Setup	10		10		ns	
t <sub>CSH</sub>	Chip Select Hold	10		10		ns	
$t_{\mathrm{OD}}$	Output Disable Time		20		15	ns	2
t <sub>ODV</sub>	Output Data Valid Time		22		15	ns	
t <sub>OH</sub>	Output Hold Time	0		0		ns	
$t_{\mathrm{D}}$	Deselect Time	60		60		ns	
$t_{R}$	Data In Rise Time		50		50	ns	1,3
$t_{\mathrm{F}}$	Data In Fall Time		50		50	ns	1,3
$t_{ m SU}$	Data Setup Time	5		5		ns	
$t_{\rm H}$	Data Hold Time	5		5		ns	
$t_{HS}$	/Hold Setup Time	10		10		ns	
t <sub>HH</sub>	/Hold Hold Time	10		10		ns	
$t_{\rm HZ}$	/Hold Low to Hi-Z		20		20	ns	2
$t_{LZ}$	/Hold High to Data Active		20		15	ns	2

#### **Notes**

- 1.  $t_{CH} + t_{CL} = 1/f_{CK}$ .
- 2. This parameter is characterized but not 100% tested.
- 3. Rise and fall times measured between 10% and 90% of waveform.

**Power Cycle Timing**  $(T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V})$ 

Symbol	Parameter	Min	Max	Units	Notes
$t_{\rm PU}$	Power Up (V <sub>DD</sub> min) to First Access (/CS low)	10	-	ms	
$t_{\rm PD}$	Last Access (/CS high) to Power Down (V <sub>DD</sub> min)	0		μs	
$t_{VR}$	V <sub>DD</sub> Rise Time	 50		μs/V	1,2
$t_{VF}$	V <sub>DD</sub> Fall Time	100	-	μs/V	1,2

#### Notes

- 1. Slope measured at any point on  $V_{DD}$  waveform.
- Ramtron cannot test or characterize all V<sub>DD</sub> power ramp profiles. The behavior of the internal circuits is difficult to predict
  when V<sub>DD</sub> is below the level of a transistor threshold voltage. Ramtron strongly recommends that V<sub>DD</sub> power up faster
  than 100ms through the range of 0.4V to 1.0V.

# Capacitance ( $T_A = 25^{\circ} \text{ C}, \text{ f}=1.0 \text{ MHz}, V_{DD} = 3.3 \text{ V}$ )

Symbol	Parameter	Min	Max	Units	Notes
Co	Output Capacitance (SO)	-	8	pF	1
$C_{\rm I}$	Input Capacitance	-	6	pF	1

### Notes

1. This parameter is characterized and not 100% tested.

### **AC Test Conditions**


Input Pulse Levels 10% and 90% of  $V_{DD}$ 

 $\begin{array}{ll} \text{Input rise and fall times} & 5 \text{ ns} \\ \text{Input and output timing levels} & 0.5 \text{ V}_{DD} \\ \text{Output Load Capacitance} & 30 \text{ pF} \\ \end{array}$ 


Rev. 2.4 (obsolete)

Feb. 2009 Page 10 of 14


## **Serial Data Bus Timing**



# /Hold Timing



# **Power Cycle Timing**



# **Data Retention** $(V_{DD} = 2.7V \text{ to } 3.6V)$


Parameter	Min	Max	Units	Notes
Data Retention	10	-	Years	

Rev. 2.4 (obsolete)


Feb. 2009 Page 11 of 14

### **Mechanical Drawing**

### 8-pin SOIC (JEDEC MS-012 variation AA)




Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in <u>millimeters</u>.



Rev. 2.4 (obsolete)

Feb. 2009 Page 12 of 14

### 8-pin TDFN (4.0mm x 4.5mm body, 0.95mm pitch)



Note: All dimensions in millimeters.

# TDFN Package Marking Scheme for Body Size 4.0mm x 4.5mm

RGXXXX LLLL\_T YYWW Legend:

R=Ramtron, G="green" TDFN package, XXXX=base part number LLLL= lot code, T= temperature (C=commercial, blank=extended) YY=year, WW=work week

Example: "Green" TDFN package, FM25L256, Commercial temperature, Lot 0003, Year 2005, Work Week 39

RG5L25 0003\_C 0539

Rev. 2.4 (obsolete)

Feb. 2009 Page 13 of 14

# **Revision History**

Revision	Date	Summary		
0.1	9/9/03	Initial release.		
0.11	12/9/03	Reduced I <sub>DD</sub> spec limits.		
0.12	1/7/04	Added $t_{VR}$ and $t_{VF}$ specs, "green" package, and modified Power Cyclin diagram.		
0.13	5/5/04	Changed $t_{\text{OD}}$ , $t_{\text{ODV}}$ , and $t_{\text{LZ}}$ timing specs. Changed $I_{\text{SB}}$ spec limit. Changed to and $t_{\text{VF}}$ conditions. Changed voltage/temperature conditions in AC Parameter table.		
1.0	8/12/04	Added DFN mechanical package drawing and ordering information. Add I <sub>SB</sub> limits at various temperatures. Changed AC timing reference to 0.5 V <sub>I</sub> Changed t <sub>ODV</sub> spec. New rev. number to comply with new scheme.		
1.1	9/21/04	Changed I <sub>DD</sub> limits. Added Power Down timing parameter and chang diagram.		
1.2	3/9/05	Removed "preliminary" from DFN package drawing. Added note abore powering down with /CS active (pg 3). Added ESD and package MS ratings.		
2.0	4/5/05	Changed to Pre-Production status.		
2.1	7/20/05	Split into commercial and industrial datasheets. Added recommended pc footprint to DFN package drawing. Changed DFN marking scheme.		
2.2	9/14/05	Added power up note to Power Cycle Timing table. Package name change from DFN to TDFN.		
2.3	3/26/07	Not recommended for new designs. Use FM25L256B as an alternative.		
2.4	2/5/2009	Changed status to obsolete.		
		G - 11/25		
	10	Susting. EM5.		



Feb. 2009 Page 14 of 14