8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Rev. 2 — 10 April 2013

**Product data sheet** 

### 1. General description

The 74HC595-Q100; 74HCT595-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74HC595-Q100; 74HCT595-Q100 are 8-stage serial shift registers with a storage register and 3-state outputs. The registers have separate clocks. Data is shifted on the positive-going transitions of the shift register clock input (SHCP). The data in each register is transferred to the storage register on a positive-going transition of the storage register clock input (STCP). If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register.

The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-state outputs
- Shift register with direct clear
- 100 MHz (typical) shift out frequency
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

### 3. Applications

- Serial-to-parallel data conversion
- Remote control holding register



**•** • • •

T. I. I. A

# 74HC595-Q100; 74HCT595-Q100


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

## 4. Ordering information

. . .

| Type number     | Package           |          |  |          |  |  |
|-----------------|-------------------|----------|--|----------|--|--|
|                 | Temperature range | Name     | Description  | Version  |  |  |
| 74HC595D-Q100   | –40 °C to +125 °C | SO16     | plastic small outline package; 16 leads;   | SOT109-1 |  |  |
| 74HCT595D-Q100  |                   |          | body width 3.9 mm  |          |  |  |
| 74HC595DB-Q100  | –40 °C to +125 °C | SSOP16   |  |          |  |  |
| 74HCT595DB-Q100 |                   |          | body width 5.3 mm  |          |  |  |
| 74HC595PW-Q100  | –40 °C to +125 °C | TSSOP16  | plastic thin shrink small outline package; 16 leads;                             | SOT403-1 |  |  |
| 74HCT595PW-Q100 |                   |          | body width 4.4 mm  |          |  |  |
| 74HC595BQ-Q100  | –40 °C to +125 °C | DHVQFN16 | plastic dual in-line compatible thermal enhanced                                 | SOT763-1 |  |  |
| 74HCT595BQ-Q100 |                   |          | very thin quad flat package; no leads;<br>16 terminals; body 2.5 × 3.5 × 0.85 mm |          |  |  |

### 5. Functional diagram





74HC\_HCT595\_Q100

### **NXP Semiconductors**

# 74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state





74HC\_HCT595\_Q100 **Product data sheet** 

3 of 23

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

## 6. Pinning information

### 6.1 Pinning




Fig 7. Pin configuration for DHVQFN16

74HC\_HCT595\_Q100
Product data sheet

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### 6.2 Pin description

| Table 2.   Pin description     |                         |                                  |
|--------------------------------|-------------------------|----------------------------------|
| Symbol                         | Pin                     | Description                      |
| Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 | 15, 1, 2, 3, 4, 5, 6, 7 | parallel data output             |
| GND                            | 8                       | ground (0 V)                     |
| Q7S                            | 9                       | serial data output               |
| MR                             | 10                      | master reset (active LOW)        |
| SHCP                           | 11                      | shift register clock input       |
| STCP                           | 12                      | storage register clock input     |
| OE                             | 13                      | output enable input (active LOW) |
| DS                             | 14                      | serial data input                |
| V <sub>CC</sub>                | 16                      | supply voltage                   |
|                                |                         |                                  |

### 7. Functional description

### Table 3. Function table<sup>[1]</sup>

| Contro     | bl         |    |    | Input | Outpu | ıt  | Function   |
|------------|------------|----|----|-------|-------|-----|--|
| SHCP       | STCP       | OE | MR | DS    | Q7S   | Qn  |  |
| Х          | Х          | L  | L  | Х     | L     | NC  | a LOW-level on $\overline{\text{MR}}$ only affects the shift registers   |
| Х          | $\uparrow$ | L  | L  | Х     | L     | L   | empty shift register loaded into storage register  |
| Х          | Х          | Н  | L  | Х     | L     | Z   | shift register clear; parallel outputs in high-impedance OFF-state   |
| ↑          | Х          | L  | Н  | Η     | Q6S   | NC  | logic HIGH-level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S). |
| Х          | 1          | L  | Н  | Х     | NC    | QnS | contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages  |
| $\uparrow$ | ↑          | L  | Н  | Х     | Q6S   | QnS | contents of shift register shifted through; previous contents of the<br>shift register is transferred to the storage register and the parallel<br>output stages                                |

[1] H = HIGH voltage state;

L = LOW voltage state;


 $\uparrow$  = LOW-to-HIGH transition;

X = don't care;

NC = no change;

Z = high-impedance OFF-state.

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



### 8. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Parameter               | Conditions   | Min   | Max   | Unit   |
|-------------------------|--|---|---|--|
| supply voltage          |  | -0.5  | +7  | V  |
| input clamping current  | $V_{l}$ < -0.5 V or $V_{l}$ > $V_{CC}$ + 0.5 V   | -   | ±20   | mA   |
| output clamping current | $V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V   | -   | ±20   | mA   |
| output current          | $V_{O} = -0.5 \text{ V}$ to ( $V_{CC} + 0.5 \text{ V}$ )   |   |   |  |
|                         | pin Q7S  | -   | ±25   | mA   |
|                         | pins Qn  | -   | ±35   | mA   |
| supply current          |  | -   | 70  | mA   |
| ground current          |  | -70   | -   | mA   |
| storage temperature     |  | -65   | +150  | °C   |
| total power dissipation |  |   |   |  |
| SO16 package            |  | [1] _   | 500   | mW   |
| (T)SSOP16 package       |  | [2] _   | 500   | mW   |
| DHVQFN16 package        |  | [3]   | 500   | mW   |
|                         | supply voltage<br>input clamping current<br>output clamping current<br>output current<br>supply current<br>ground current<br>storage temperature<br>total power dissipation<br>SO16 package<br>(T)SSOP16 package | $\begin{tabular}{ c c c } & supply voltage & & & & & & & & & & & & & & & & & & &$ | supply voltage-0.5input clamping current $V_1 < -0.5 V \text{ or } V_1 > V_{CC} + 0.5 V$ -output clamping current $V_0 < -0.5 V \text{ or } V_0 > V_{CC} + 0.5 V$ -output current $V_0 = -0.5 V \text{ to } (V_{CC} + 0.5 V)$ -pin Q7Spins Qnsupply current70storage temperature-65-65total power dissipation1-SO16 package11-(T)SSOP16 package2- | supply voltage         -0.5         +7           input clamping current         V <sub>1</sub> < -0.5 V or V <sub>1</sub> > V <sub>CC</sub> + 0.5 V         -         ±20           output clamping current         V <sub>0</sub> < -0.5 V or V <sub>0</sub> > V <sub>CC</sub> + 0.5 V         -         ±20           output current         V <sub>0</sub> < -0.5 V to (V <sub>CC</sub> + 0.5 V)         -         ±20           pin Q7S         -         ±25         ±25           pins Qn         -         ±35           supply current         -         70           ground current         -70         -           storage temperature         -65         +150           total power dissipation         -         500           (T)SSOP16 package         11 -         500 |

[1] For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

[2] For (T)SSOP16 package:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

[3] For DHVQFN16 package: P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

# 74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### 9. Recommended operating conditions

Decomposited exerting conditions

| Symbol                | Parameter                 | Conditions       | 74H | IC595-C | 100      | 74H | Unit |          |      |
|-----------------------|---------------------------|------------------|-----|---------|----------|-----|------|----------|------|
|                       |                           |                  | Min | Тур     | Max      | Min | Тур  | Max      |      |
| V <sub>CC</sub>       | supply voltage            |                  | 2.0 | 5.0     | 6.0      | 4.5 | 5.0  | 5.5      | V    |
| VI                    | input voltage             |                  | 0   | -       | $V_{CC}$ | 0   | -    | $V_{CC}$ | V    |
| Vo                    | output voltage            |                  | 0   | -       | $V_{CC}$ | 0   | -    | $V_{CC}$ | V    |
| $\Delta t / \Delta V$ | input transition rise and | $V_{CC} = 2.0 V$ | -   | -       | 625      | -   | -    | -        | ns/V |
|                       | fall rate                 | $V_{CC} = 4.5 V$ | -   | 1.67    | 139      | -   | 1.67 | 139      | ns/V |
|                       |                           | $V_{CC} = 6.0 V$ | -   | -       | 83       | -   | -    | -        | ns/V |
| T <sub>amb</sub>      | ambient temperature       |                  | -40 | +25     | +125     | -40 | +25  | +125     | °C   |

### **10. Static characteristics**

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol          | Parameter      | Conditions   | -40  | °C to +8 | 5 °C | -40 °C to | o +125 ℃ | Unit |
|-----------------|----------------|--|------|----------|------|-----------|----------|------|
|                 |                |  | Min  | Тур      | Max  | Min       | Max      |      |
| 74HC595         | -Q100          |  |      |          |      | 1         |          |      |
| V <sub>IH</sub> | HIGH-level     | $V_{CC} = 2.0 V$                                     | 1.5  | 1.2      | -    | 1.5       | -        | V    |
|                 | input voltage  | $V_{CC} = 4.5 V$                                     | 3.15 | 2.4      | -    | 3.15      | -        | V    |
|                 |                | $V_{CC} = 6.0 V$                                     | 4.2  | 3.2      | -    | 4.2       | -        | V    |
| V <sub>IL</sub> | LOW-level      | $V_{CC} = 2.0 V$                                     | -    | 0.8      | 0.5  | -         | 0.5      | V    |
|                 | input voltage  | $V_{CC} = 4.5 V$                                     | -    | 2.1      | 1.35 | -         | 1.35     | V    |
|                 |                | $V_{CC} = 6.0 V$                                     | -    | 2.8      | 1.8  | -         | 1.8      | V    |
| V <sub>OH</sub> | HIGH-level     | $V_{I} = V_{IH} \text{ or } V_{IL}$                  |      |          |      |           |          |      |
|                 | output voltage | all outputs  |      |          |      |           |          |      |
|                 |                | $I_O = -20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$ | 1.9  | 2.0      | -    | 1.9       | -        | V    |
|                 |                | $I_O$ = -20 $\mu$ A; $V_{CC}$ = 4.5 V                | 4.4  | 4.5      | -    | 4.4       | -        | V    |
|                 |                | $I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$            | 5.9  | 6.0      | -    | 5.9       | -        | V    |
|                 |                | Q7S output   |      |          |      |           |          |      |
|                 |                | $I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$      | 3.84 | 4.32     | -    | 3.7       | -        | V    |
|                 |                | $I_{O}$ = -5.2 mA; $V_{CC}$ = 6.0 V                  | 5.34 | 5.81     | -    | 5.2       | -        | V    |
|                 |                | Qn bus driver outputs                                |      |          |      |           |          |      |
|                 |                | $I_{O} = -6 \text{ mA}; V_{CC} = 4.5 \text{ V}$      | 3.84 | 4.32     | -    | 3.7       | -        | V    |
|                 |                | $I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$    | 5.34 | 5.81     | -    | 5.2       | -        | V    |

### **NXP Semiconductors**

# 74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol          | Parameter                   | Conditions  | -40 | °C to +8 | 5 °C | –40 °C to | o +125 ℃ | Unit |
|-----------------|-----------------------------|---|-----|----------|------|-----------|----------|------|
|                 |                             |   | Min | Тур      | Мах  | Min       | Max      | 1    |
| V <sub>OL</sub> | LOW-level                   | $V_{I} = V_{IH} \text{ or } V_{IL}$   | 1   |          |      |           |          |      |
|                 | output voltage              | all outputs   |     |          |      |           |          |      |
|                 |                             | $I_{O} = 20 \ \mu A; \ V_{CC} = 2.0 \ V$  | -   | 0        | 0.1  | -         | 0.1      | V    |
|                 |                             | $I_{O}$ = 20 µA; $V_{CC}$ = 4.5 V   | -   | 0        | 0.1  | -         | 0.1      | V    |
|                 |                             | $I_{O} = 20 \ \mu A; \ V_{CC} = 6.0 \ V$  | -   | 0        | 0.1  | -         | 0.1      | V    |
|                 |                             | Q7S output  |     |          |      |           |          |      |
|                 |                             | $I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$  | -   | 0.15     | 0.33 | -         | 0.4      | V    |
|                 |                             | $I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$  | -   | 0.16     | 0.33 | -         | 0.4      | V    |
|                 |                             | Qn bus driver outputs   |     |          |      |           |          |      |
|                 |                             | $I_{O} = 6 \text{ mA}; V_{CC} = 4.5 \text{ V}$  | -   | 0.15     | 0.33 | -         | 0.4      | V    |
|                 |                             | $I_{O}$ = 7.8 mA; $V_{CC}$ = 6.0 V  | -   | 0.16     | 0.33 | -         | 0.4      | V    |
| lı              | input leakage<br>current    | $V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V   | -   | -        | ±1.0 | -         | ±1.0     | μA   |
| I <sub>OZ</sub> | OFF-state<br>output current | $V_I = V_{IH} \text{ or } V_{IL}; V_{CC} = 6.0 \text{ V};$<br>$V_O = V_{CC} \text{ or } \text{GND}$ | -   | -        | ±5.0 | -         | ±10      | μA   |
| I <sub>CC</sub> | supply current              | $V_I = V_{CC}$ or GND; $I_O = 0$ A;<br>$V_{CC} = 6.0$ V   | -   | -        | 80   | -         | 160      | μA   |
| CI              | input<br>capacitance        |   | -   | 3.5      | -    | -         | -        | pF   |

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

74HC\_HCT595\_Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol           | Parameter                   | Conditions   | -40  | °C to +8 | 5 °C | –40 °C to | o +125 ℃ | Uni |
|------------------|-----------------------------|--|------|----------|------|-----------|----------|-----|
|                  |                             |  | Min  | Тур      | Max  | Min       | Max      |     |
| 74HCT59          | 5-Q100                      |  |      |          |      |           |          |     |
| V <sub>IH</sub>  | HIGH-level<br>input voltage | $V_{CC}$ = 4.5 V to 5.5 V  | 2.0  | 1.6      | -    | 2.0       | -        | V   |
| V <sub>IL</sub>  | LOW-level<br>input voltage  | $V_{CC}$ = 4.5 V to 5.5 V  | -    | 1.2      | 0.8  | -         | 0.8      | V   |
| V <sub>OH</sub>  | HIGH-level                  | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$  |      |          |      |           |          |     |
|                  | output voltage              | all outputs  |      |          |      |           |          |     |
|                  |                             | I <sub>O</sub> = -20 μA  | 4.4  | 4.5      | -    | 4.4       | -        | V   |
|                  |                             | Q7S output   |      |          |      |           |          |     |
|                  |                             | $I_{O} = -4 \text{ mA}$  | 3.84 | 4.32     | -    | 3.7       | -        | V   |
|                  |                             | Qn bus driver outputs  |      |          |      |           |          |     |
|                  |                             | $I_{O} = -6 \text{ mA}$  | 3.7  | 4.32     | -    | 3.7       | -        | V   |
| V <sub>OL</sub>  | LOW-level                   | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$  |      |          |      |           |          |     |
|                  | output voltage              | all outputs  |      |          |      |           |          |     |
|                  |                             | I <sub>O</sub> = 20 μA   | -    | 0        | 0.1  | -         | 0.1      | V   |
|                  |                             | Q7S output   |      |          |      |           |          |     |
|                  |                             | I <sub>O</sub> = 4.0 mA  | -    | 0.15     | 0.33 | -         | 0.4      | V   |
|                  |                             | Qn bus driver outputs  |      |          |      |           |          |     |
|                  |                             | I <sub>O</sub> = 6.0 mA  | -    | 0.16     | 0.33 | -         | 0.4      | V   |
| lı               | input leakage current       | $V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5$ V  | -    | -        | ±1.0 | -         | ±1.0     | μA  |
| I <sub>OZ</sub>  | OFF-state<br>output current | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 5.5 \text{ V};$<br>$V_{O} = V_{CC} \text{ or } \text{GND}$          | -    | -        | ±5.0 | -         | ±10      | μA  |
| I <sub>CC</sub>  | supply current              | $V_I = V_{CC}$ or GND; $I_O = 0$ A;<br>$V_{CC} = 5.5$ V  | -    | -        | 80   | -         | 160      | μA  |
| ΔI <sub>CC</sub> | additional supply current   | per input pin; $I_O = 0 A$ ; $V_I = V_{CC} - 2.1 V$ ; other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 V$ to 5.5 V |      |          |      |           |          |     |
|                  |                             | pins $\overline{MR}$ , SHCP, STCP, $\overline{OE}$   | -    | 150      | 675  | -         | 735      | μA  |
|                  |                             | pin DS   | -    | 25       | 113  | -         | 123      | μA  |
| CI               | input<br>capacitance        |  | -    | 3.5      | -    | -         | -        | pF  |

#### Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

## **11. Dynamic characteristics**

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 14.

| Symbol           | Parameter    | Conditions                               |     |     | 25 °C  |     | -40 °C | to +85 °C | –40 °C t | o +125 °C | Unit |
|------------------|--------------|--|-----|-----|--------|-----|--------|-----------|----------|-----------|------|
|                  |              |  |     | Min | Typ[1] | Max | Min    | Max       | Min      | Max       |      |
| 74HC59           | 5-Q100       |  |     |     |        |     |        |           |          |           |      |
| t <sub>pd</sub>  | propagation  | SHCP to Q7S; see Figure 9                | [2] |     |        |     |        |           |          |           |      |
|                  | delay        | $V_{CC} = 2 V$                           |     | -   | 52     | 160 | -      | 200       | -        | 240       | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | -   | 19     | 32  | -      | 40        | -        | 48        | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | -   | 15     | 27  | -      | 34        | -        | 41        | ns   |
|                  |              | STCP to Qn; see Figure 10                | [2] |     |        |     |        |           |          |           |      |
|                  |              | $V_{CC} = 2 V$                           |     | -   | 55     | 175 | -      | 220       | -        | 265       | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | -   | 20     | 35  | -      | 44        | -        | 53        | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | -   | 16     | 30  | -      | 37        | -        | 45        | ns   |
|                  |              | MR to Q7S; see Figure 12                 | [3] |     |        |     |        |           |          |           |      |
|                  |              | $V_{CC} = 2 V$                           |     | -   | 47     | 175 | -      | 220       | -        | 265       | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | -   | 17     | 35  | -      | 44        | -        | 53        | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | -   | 14     | 30  | -      | 37        | -        | 45        | ns   |
| t <sub>en</sub>  | enable time  | OE to Qn; see Figure 13                  | [4] |     |        |     |        |           |          |           |      |
|                  |              | $V_{CC} = 2 V$                           |     | -   | 47     | 150 | -      | 190       | -        | 225       | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | -   | 17     | 30  | -      | 38        | -        | 45        | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | -   | 14     | 26  | -      | 33        | -        | 38        | ns   |
| t <sub>dis</sub> | disable time | OE to Qn; see Figure 13                  | [5] |     |        |     |        |           |          |           |      |
|                  |              | $V_{CC} = 2 V$                           |     | -   | 41     | 150 | -      | 190       | -        | 225       | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | -   | 15     | 30  | -      | 38        | -        | 45        | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | -   | 12     | 27  | -      | 33        | -        | 38        | ns   |
| t <sub>W</sub>   | pulse width  | SHCP HIGH or LOW;<br>see <u>Figure 9</u> |     |     |        |     |        |           |          |           |      |
|                  |              | $V_{CC} = 2 V$                           |     | 75  | 17     | -   | 95     | -         | 110      | -         | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | 15  | 6      | -   | 19     | -         | 22       | -         | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | 13  | 5      | -   | 16     | -         | 19       | -         | ns   |
|                  |              | STCP HIGH or LOW;<br>see Figure 10       |     |     |        |     |        |           |          |           |      |
|                  |              | $V_{CC} = 2 V$                           |     | 75  | 11     | -   | 95     | -         | 110      | -         | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | 15  | 4      | -   | 19     | -         | 22       | -         | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | 13  | 3      | -   | 16     | -         | 19       | -         | ns   |
|                  |              | MR LOW; see Figure 12                    |     |     |        |     |        |           |          |           |      |
|                  |              | V <sub>CC</sub> = 2 V                    |     | 75  | 17     | -   | 95     | -         | 110      | -         | ns   |
|                  |              | $V_{CC} = 4.5 V$                         |     | 15  | 6      | -   | 19     | -         | 22       | -         | ns   |
|                  |              | $V_{CC} = 6 V$                           |     | 13  | 5      | -   | 16     | -         | 19       | -         | ns   |

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol          | Parameter                           | Conditions  |               |     | 25 °C                |     | –40 °C t | o +85 °C | –40 °C ∣ | Unit |    |
|-----------------|-------------------------------------|---|---------------|-----|----------------------|-----|----------|----------|----------|------|----|
|                 |                                     |   |               | Min | Typ <mark>[1]</mark> | Max | Min      | Max      | Min      | Max  |    |
| t <sub>su</sub> | set-up time                         | DS to SHCP; see Figure 10                                 |               |     | 1                    |     |          | I        |          |      |    |
|                 |                                     | $V_{CC} = 2 V$  |               | 50  | 11                   | -   | 65       | -        | 75       | -    | ns |
|                 |                                     | $V_{CC} = 4.5 V$  |               | 10  | 4                    | -   | 13       | -        | 15       | -    | ns |
|                 |                                     | $V_{CC} = 6 V$  |               | 9   | 3                    | -   | 11       | -        | 13       | -    | ns |
|                 |                                     | SHCP to STCP;<br>see Figure 11                            |               |     |                      |     |          |          |          |      |    |
|                 |                                     | $V_{CC} = 2 V$  |               | 75  | 22                   | -   | 95       | -        | 110      | -    | ns |
|                 |                                     | V <sub>CC</sub> = 4.5 V                                   |               | 15  | 8                    | -   | 19       | -        | 22       | -    | ns |
|                 |                                     | $V_{CC} = 6 V$  |               | 13  | 7                    | -   | 16       | -        | 19       | -    | ns |
| ĥ               | hold time                           | DS to SHCP; see Figure 11                                 |               |     |                      |     |          |          |          |      |    |
|                 |                                     | $V_{CC} = 2 V$  |               | 3   | -6                   | -   | 3        | -        | 3        | -    | ns |
|                 |                                     | $V_{CC} = 4.5 V$  |               | 3   | -2                   | -   | 3        | -        | 3        | -    | ns |
|                 |                                     | $V_{CC} = 6 V$  |               | 3   | -2                   | -   | 3        | -        | 3        | -    | ns |
| rec             | recovery                            | MR to SHCP; see Figure 12                                 |               |     |                      |     |          |          |          |      |    |
|                 | time                                | $V_{CC} = 2 V$  |               | 50  | -19                  | -   | 65       | -        | 75       | -    | ns |
|                 |                                     | V <sub>CC</sub> = 4.5 V                                   |               | 10  | -7                   | -   | 13       | -        | 15       | -    | ns |
|                 |                                     | $V_{CC} = 6 V$  |               | 9   | -6                   | -   | 11       | -        | 13       | -    | ns |
| max             | maximum<br>frequency                | SHCP or STCP;<br>see <u>Figure 9</u> and <u>Figure 10</u> |               |     |                      |     |          |          |          |      |    |
|                 |                                     | $V_{CC} = 2 V$  |               | 9   | 30                   | -   | 4.8      | -        | 4        | -    | MH |
|                 |                                     | $V_{CC} = 4.5 V$  |               | 30  | 91                   | -   | 24       | -        | 20       | -    | MH |
|                 |                                     | $V_{CC} = 6 V$  |               | 35  | 108                  | -   | 28       | -        | 24       | -    | MH |
| C <sub>PD</sub> | power<br>dissipation<br>capacitance | $f_i$ = 1 MHz; $V_I$ = GND to $V_{CC}$                    | <u>[6][7]</u> | -   | 115                  | -   | -        | -        | -        | -    | pF |
| 74HCT59         | 95-Q100; V <sub>CC</sub>            | = 4.5 V to 5.5 V  |               |     |                      |     |          |          |          |      |    |
| pd              | propagation                         | SHCP to Q7S; see Figure 9                                 | [2]           | -   | 25                   | 42  | -        | 53       | -        | 63   | ns |
|                 | delay                               | STCP to Qn; see Figure 10                                 | [2]           | -   | 24                   | 40  | -        | 50       | -        | 60   | ns |
|                 |                                     | MR to Q7S; see Figure 12                                  | [3]           | -   | 23                   | 40  | -        | 50       | -        | 60   | ns |
| en              | enable time                         | OE to Qn; see Figure 13                                   | [4]           | -   | 21                   | 35  | -        | 44       | -        | 53   | ns |
| dis             | disable time                        | OE to Qn; see Figure 13                                   | [5]           | -   | 18                   | 30  | -        | 38       | -        | 45   | ns |
| Ŵ               | pulse width                         | SHCP HIGH or LOW;<br>see Figure 9                         |               | 16  | 6                    | -   | 20       | -        | 24       | -    | ns |
|                 |                                     | STCP HIGH or LOW;<br>see <u>Figure 10</u>                 |               | 16  | 5                    | -   | 20       | -        | 24       | -    | ns |
|                 |                                     | MR LOW; see Figure 12                                     |               | 20  | 8                    | -   | 25       | -        | 30       | -    | ns |
| su              | set-up time                         | DS to SHCP; see Figure 10                                 |               | 16  | 5                    | -   | 20       | -        | 24       | -    | ns |
|                 |                                     | SHCP to STCP;<br>see Figure 11                            |               | 16  | 8                    | -   | 20       | -        | 24       | -    | ns |
| h               | hold time                           | DS to SHCP; see Figure 11                                 |               | 3   | -2                   | -   | 3        | -        | 3        | -    | ns |

#### Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 14.

 74HC\_HCT595\_Q100
 All information provided in this document is subject to legal disclaimers.
 © NXP B.V. 2013. All rights reserved.

 Product data sheet
 Rev. 2 — 10 April 2013
 11 of 23

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol           | Parameter                           | Conditions   |     | 25 °C  |     | –40 °C to +85 °C |     | –40 °C t | o +125 °C | Unit |
|------------------|-------------------------------------|--|-----|--------|-----|------------------|-----|----------|-----------|------|
|                  |                                     |  | Min | Typ[1] | Мах | Min              | Max | Min      | Max       |      |
| t <sub>rec</sub> | recovery<br>time                    | MR to SHCP; see Figure 12  | 10  | -7     | -   | 13               | -   | 15       | -         | ns   |
| f <sub>max</sub> | maximum<br>frequency                | SHCP and STCP;<br>see <u>Figure 9</u> and <u>Figure 10</u>       | 30  | 52     | -   | 24               | -   | 20       | -         | MHz  |
| C <sub>PD</sub>  | power<br>dissipation<br>capacitance | $f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{\text{CC}}$ [6][7] | -   | 130    | -   | -                | -   | -        | -         | pF   |

#### Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 14.

[1] Typical values are measured at nominal supply voltage.


- [2]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .
- [3]  $t_{pd}$  is the same as  $t_{PHL}$  only.
- [4] t<sub>en</sub> is the same as t<sub>PZL</sub> and t<sub>PZH</sub>.
- [5]  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .
- [6]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;


f<sub>o</sub> = output frequency in MHz;


- $\Sigma(C_L \times V_{CC}^2 \times f_o) = sum of outputs;$
- $C_L$  = output load capacitance in pF;
- $V_{CC}$  = supply voltage in V.
- [7] All 9 outputs switching.

### 12. Waveforms




8-bit serial-in, serial or parallel-out shift register with output latches; 3-state






74HC\_HCT595\_Q100
Product data sheet

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state






#### Table 8. Measurement points

| Туре          | Input              | Output             |
|---------------|--------------------|--------------------|
|               | V <sub>M</sub>     | V <sub>M</sub>     |
| 74HC595-Q100  | 0.5V <sub>CC</sub> | 0.5V <sub>CC</sub> |
| 74HCT595-Q100 | 1.3 V              | 1.3 V              |

74HC\_HCT595\_Q100
Product data sheet

All information provided in this document is subject to legal disclaimers. Rev. 2 — 10 April 2013

### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state




| Table | 9.       | Test | data |
|-------|----------|------|------|
| IUNIC | <b>.</b> | 1000 | autu |

| Туре          | Input           |                                 | Load  |      | S1 position                         |                                     |                                     |
|---------------|-----------------|---------------------------------|-------|------|-------------------------------------|-------------------------------------|-------------------------------------|
|               | VI              | t <sub>r</sub> , t <sub>f</sub> | CL    | RL   | t <sub>PHL</sub> , t <sub>PLH</sub> | t <sub>PZH</sub> , t <sub>PHZ</sub> | t <sub>PZL</sub> , t <sub>PLZ</sub> |
| 74HC595-Q100  | V <sub>CC</sub> | 6 ns                            | 50 pF | 1 kΩ | open                                | GND                                 | V <sub>CC</sub>                     |
| 74HCT595-Q100 | 3 V             | 6 ns                            | 50 pF | 1 kΩ | open                                | GND                                 | V <sub>CC</sub>                     |


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### 13. Package outline



#### Fig 15. Package outline SOT109-1 (SO16)


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



#### Fig 16. Package outline SOT338-1 (SSOP16)

74HC\_HCT595\_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 2 — 10 April 2013

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state




#### Fig 17. Package outline SOT403-1 (TSSOP16)

74HC\_HCT595\_Q100 Product data sheet

All information provided in this document is subject to legal disclaimers. Rev. 2 — 10 April 2013

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

#### Fig 18. Package outline SOT763-1 (DHVQFN16)

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

## 14. Abbreviations

| Table 10. | Abbreviations |  |
|-----------|---------------|--|
| Acronym   |               | Abbreviation                                   |
| CMOS      |               | Complementary Metal Oxide Semiconductor        |
| DUT       |               | Device Under Test                              |
| ESD       |               | ElectroStatic Discharge                        |
| HBM       |               | Human Body Model                               |
| LSTTL     |               | Low-power Schottky Transistor-Transistor Logic |
| MM        |               | Machine Model                                  |
| MIL       |               | Military                                       |

## **15. Revision history**

| Modifications:       • 74HC595DB-Q100 and 74HCT595DB-Q100 added. | Table 11. Revision histo | ory                           |                          |               |                      |
|--|--------------------------|-------------------------------|--------------------------|---------------|----------------------|
| Modifications: • 74HC595DB-Q100 and 74HCT595DB-Q100 added.       | Document ID              | Release date                  | Data sheet status        | Change notice | Supersedes           |
|  | 74HC_HCT595_Q100 v.2     | 20130410                      | Product data sheet       | -             | 74HC_HCT595_Q100 v.1 |
|  | Modifications:           | <ul> <li>74HC595DB</li> </ul> | -Q100 and 74HCT595DB-Q10 | 0 added.      |                      |
| 74HC_HCT595_Q100 v.1 20120802 Product data sheet                 | 74HC_HCT595_Q100 v.1     | 20120802                      | Product data sheet       | -             | -                    |

74HC\_HCT595\_Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### 16. Legal information

#### 16.1 Data sheet status

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74HC\_HCT595\_Q100
Product data sheet

All information provided in this document is subject to legal disclaimers. Rev. 2 — 10 April 2013

### **NXP Semiconductors**

# 74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **17. Contact information**

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC\_HCT595\_Q100

**Product data sheet** 

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### **18. Contents**

| 1          | General description 1                                 |
|------------|---|
| 2          | Features and benefits 1                               |
| 3          | Applications 1  |
| 4          | Ordering information 2                                |
| 5          | Functional diagram 2                                  |
| 6          | Pinning information 4                                 |
| 6.1<br>6.2 | Pinning   |
| 0.2<br>7   | Pin description    5      Functional description    5 |
| -          | -   |
| 8          | Limiting values                                       |
| 9          | Recommended operating conditions 7                    |
| 10         | Static characteristics 7                              |
| 11         | Dynamic characteristics 10                            |
| 12         | Waveforms 12  |
| 13         | Package outline 16                                    |
| 14         | Abbreviations 20                                      |
| 15         | Revision history 20                                   |
| 16         | Legal information 21                                  |
| 16.1       | Data sheet status 21                                  |
| 16.2       | Definitions   |
| 16.3       | Disclaimers   |
| 16.4       | Trademarks 22   |
| 17         | Contact information 22                                |
| 18         | Contents 23   |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 April 2013 Document identifier: 74HC\_HCT595\_Q100