

# **40V General Purpose Precision Operational Amplifier**

### ISL28177

The ISL28177 is an OPO7 replacement featuring low input offset voltage, low input bias current, and competitive noise and AC performance. The ESD ratings are best among competitive parts at 5kV HBM, 300V MM, and 2.2kV CDM. The amplifier operates over the 6V ( $\pm 3V$ ) to 40V ( $\pm 20V$ ) range.

Applications include precision active filters, medical and analytical instrumentation, precision power supply controls, and industrial sensors.


The ISL28177 is available in the SOT23-5 and SOIC-8 packages and operates over the extended temperature range to -40  $^{\circ}$ C to +125  $^{\circ}$ C.

### **Features**

Wide Supply Range	. 6V ( $\pm$ 3V) to 40V ( $\pm$ 20V)
Low Input Offset Voltage	150μV, Max
Input Bias Current	
• Low Noise	9.5nV/√Hz @ 1kHz
Gain Bandwidth	600kHz
Exceptional ESD Performance	5kV HBM, 300V MM, 2.2kV CDM
Operating Temperature Range	40°C to +125°C
Packages	
- ISL28177 (Single)	S0T23-5, S0IC-8

### **Applications**

- Precision Active Filters
- . Medical and Analytical Instrumentation
- · Precision Power Supply Controls
- Industrial Sensors



SALLEN-KEY LOW PASS FILTER (10kHz)
FIGURE 1. TYPICAL APPLICATION




FIGURE 2. INPUT NOISE PERFORMANCE


# **Ordering Information**


PART NUMBER (Note 2, 3)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL28177FBZ	28177 FBZ	-40 to +125	8 Ld SOIC	M8.15E
ISL28177FBZ-T13 (Note 1)	28177 FBZ	-40 to +125	8 Ld SOIC	M8.15E
ISL28177FBZ-T7 (Note 1)	28177 FBZ	-40 to +125	8 Ld SOIC	M8.15E
ISL28177FBZ-T7A (Note 1)	28177 FBZ	-40 to +125	8 Ld SOIC	M8.15E
Coming Soon ISL28177FHZ	TBD	-40 to +125	S0T23-5	P5.064A

#### NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL28177. For more information on MSL please see techbrief TB363.


# **Pin Configurations**







## **Pin Descriptions**

(8 LD SOIC)	ISL28177 (5 LD SOT-23)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
3	3	IN+	Circuit 1	Amplifier non-inverting input
4	2	V-	Circuit 3	Negative power supply
2	4	IN-	Circuit 1	Amplifier inverting input
7	5	V+	Circuit 3	Positive power supply
6	1	V <sub>OUT</sub>	Circuit 2	Amplifier output
1, 5, 8	-	NC	-	No internal connection







### **Absolute Maximum Ratings**

Maximum Supply Voltage	44۷
Maximum Differential Input Voltage 44V or V 0.5V to	V <sub>+</sub> + 0.5V
Min/Max Input Voltage 44V or V 0.5V to	ν <sub>+</sub> + 0.5ν
Min/Max Input Current	20mA
Output Short-Circuit Duration (1 output at a time)	. Indefinite
ESD Ratings	
Human Body Model (Tested per JESD22-A114F)	5kV
Machine Model (Tested per JESD22-A115-A)	300V
Charged Device Model (Tested per CDM-22CI0ID)	2.2kV

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circC/W})$	$\theta_{JC}$ (°C/W)
5 Ld SOT-23 Package (Notes 4, 5)	TBD	TBD
8 Ld SOIC Package (Notes 4, 5)	125	73
Storage Temperature Range	6!	5°C to +150°C
Pb-free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

### **Operating Conditions**

Ambient Operating Temperature Range	40°C to +125°C
<b>Maximum Operating Junction Temperature</b>	+150°C
Operating Voltage Range	6V (±3V) to 40V (±20V)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications**  $V_S = \pm 5V$  to  $\pm 15V$ ,  $R_L = Open$ ,  $V_{CM} = 0V$ ,  $T_A = +25$ °C, unless otherwise specified. **Boldface limits apply over the operating temperature range, -40**°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
Vos	Input Offset Voltage				150	μV
		-40°C to +85°C			250	μV
		-40°C to +125°C			350	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Coefficient	-40°C to +125°C		0.5	1.4	μV/°C
∆V <sub>OS</sub> /Time	Long Term V <sub>OS</sub> Stability			0.4		μV/mo
IB	Input Bias Current			0.2	1	nA
		-40°C to +125°C			1	nA
Ios	Input Offset Current			0.2	1	nA
		-40°C to +125°C			1	nA
e <sub>N</sub>	Input Noise Voltage	f = 0.1Hz to 10Hz		0.38		μV <sub>P-P</sub>
	Input Noise Voltage Density	f = 10Hz		13		nV/√Hz
	Input Noise Voltage Density	f = 100Hz		9.6		nV/√Hz
	Input Noise Voltage Density	f = 1kHz		9.5		nV/√Hz
i <sub>N</sub>	Input Noise Current Density	f = 1kHz		87		fA/√Hz
V <sub>CMIR</sub>	Common Mode Input Voltage Range	Guaranteed by CMRR test	V_ +2		V <sub>+</sub> -2	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = V_{-} + 2V \text{ to } V_{+} - 2V$	120	140		dB
			120			dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±3V to ±20V	115	130		dB
			115			dB
V <sub>OL</sub>	Output Voltage Low,	$R_L = 2k\Omega$		1.2	1.25	V
	V <sub>OUT</sub> to V <sub>-</sub>	$R_L = 2k\Omega$ , -40°C to +125°C			1.3	V
V <sub>OH</sub>	Output Voltage High,	$R_L = 2k\Omega$		1.2	1.25	V
	V <sub>+</sub> to V <sub>OUT</sub>	$R_L = 2k\Omega$ , -40°C to +125°C			1.3	V
SR	Slew Rate	$R_L = 2k\Omega$ , $C_L = 100pF$		0.2		V/µs
GBWP	Gain Bandwidth Product	$R_L = 100k\Omega, C_L = 60pF$		600		kHz
AVOL	Large Signal Gain	$V_{OUT} = \pm 3V$ to $\pm 13V$ , $R_L = 10k\Omega$	120	140		dB
			120			dB

intersil

**Electrical Specifications**  $V_S = \pm 5V$  to  $\pm 15V$ ,  $R_L = Open$ ,  $V_{CM} = 0V$ ,  $T_A = +25$ °C, unless otherwise specified. **Boldface limits apply over the operating temperature range**, -40 °C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
IS	Supply Current			1.18	1.4	mA
					1.7	mA
V <sub>S</sub>	Supply Voltage		±3V		±20V	V
Isc	Short Circuit Current			30		mA

#### NOTE:

# Typical Performance Curves $v_S = \pm 15 \text{V}, v_{CM} = 0 \text{V}, R_L = 0 \text{pen}, \text{ unless otherwise specified}.$




FIGURE 3. INPUT OFFSET VOLTAGE (VOS) vs TEMPERATURE




FIGURE 4. POWER SUPPLY CURRENT (IS) vs TEMPERATURE




FIGURE 5. POSITIVE INPUT BIAS CURRENT ( $I_{\mbox{\footnotesize{IB+}}}$ ) vs TEMPERATURE




FIGURE 6. NEGATIVE INPUT BIAS CURRENT (I<sub>IB-</sub>) vs TEMPERATURE

<sup>6.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

# Typical Performance Curves $v_S = \pm 15 V$ , $v_{CM} = 0 V$ , $R_L = 0 pen$ , unless otherwise specified. (Continued)




FIGURE 7. POSITIVE OUTPUT VOLTAGE (V<sub>OH</sub>) vs TEMPERATURE




FIGURE 8. POSITIVE OUTPUT VOLTAGE (V<sub>OL</sub>) vs TEMPERATURE




FIGURE 9. POSITIVE OUTPUT VOLTAGE ( $V_{OUT}$ ) vs OUTPUT CURRENT ( $I_{OUT}$ ) vs TEMPERATURE




FIGURE 10. UNITY GAIN FREQUENCY RESPONSE vs RL




FIGURE 11. OPEN LOOP GAIN-PHASE vs FREQUENCY




FIGURE 12. FREQUENCY RESPONSE vs CLOSED LOOP GAIN

## Typical Performance Curves $v_S = \pm 15V$ , $v_{CM} = 0V$ , $R_L = 0$ pen, unless otherwise specified. (Continued)




FIGURE 13. UNITY GAIN FREQUENCY RESPONSE vs CL




FIGURE 14. OVERSHOOT vs LOAD CAPACITANCE




FIGURE 15. INPUT NOISE VOLTAGE AND CURRENT SPECTRAL DENSITY




FIGURE 16. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz




FIGURE 17. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 18. SMALL SIGNAL TRANSIENT RESPONSE

280

# Typical Performance Curves $v_S = \pm 15$ V, $v_{CM} = 0$ V, $R_L = 0$ pen, unless otherwise specified. (Continued)




FIGURE 19. POSITIVE OUTPUT OVERLOAD RESPONSE TIME




FIGURE 20. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME

# **Applications Information**

#### **Functional Description**

The ISL28177 is a low noise op amp fabricated in a 40V complementary bipolar DI process designed for general purpose low power applications. It utilizes a super-beta NPN input stage with input bias current cancellation for low input bias current and low input noise voltage. A complimentary bipolar output stage enables high capacitive load drive without external compensation.

### **Operating Voltage Range**

The ISL28177 is designed to operate over the 6V  $(\pm 3V)$  to 40V  $(\pm 20V)$  range. The common mode input voltage range extends to 2V from each rail, and the output voltage swings to 1.3V of each rail.

#### **Input Performance**

The super-beta NPN input pair reduces input bias current while maintaining good frequency response, low input bias current and low noise. Input bias cancellation circuits provide additional bias current reduction to <1nA, and excellent temperature stabilization and low  $TCV_{OS}$ .

#### **Input ESD Diode Protection**

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, series connected  $500\Omega$  current limiting resistors and an anti-parallel diode pair across the inputs (Figure 21).




FIGURE 21. INPUT ESD DIODE CURRENT LIMITING

The series resistors limit the high feed-through currents that can occur in pulse applications when the input dv/dt exceeds the  $0.2\text{V}/\mu\text{s}$  slew rate of the amplifier. Without the series resistors, the input can forward-bias the anti-parallel diodes causing current to flow to the output, resulting in severe distortion and possible diode failure. Figure 17 provides an example of distortion free large signal response using a  $10\text{V}_{\text{P-P}}$  input pulse with an input rise time of <1ns. The series resistors enable the input differential voltage to be equal to the maximum power supply voltage (40V) without damage.

In applications where one or both amplifier input terminals are at risk of exposure to high voltages beyond the power supply rails, current limiting resistors may be needed at the input terminal to limit the current through the power supply ESD diodes to 20mA max.

#### **Output Current Limiting**

The output current is internally limited to approximately ±30mA at +25 °C and can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. Continuous operation under these conditions may degrade long term reliability.

#### **Output Phase Reversal**

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL28177 is immune to output phase reversal.

intersil

#### **Power Dissipation**

It is possible to exceed the  $+150\,^{\circ}$  C maximum junction temperature under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature ( $T_{JMAX}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} x PD_{MAXTOTAL}$$
 (EQ. 1)

#### where:

- PD<sub>MAXTOTAL</sub> is the sum of the maximum power dissipation of each amplifier in the package (PD<sub>MAX</sub>)
- $PD_{\mbox{\scriptsize MAX}}$  for each amplifier can be calculated using Equation 2:

$$^{\prime}D_{MAX} = V_{S} \times I_{qMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
 (EQ. 2)

#### where:

- T<sub>MAX</sub> = Maximum ambient temperature
- θ<sub>JA</sub> = Thermal resistance of the package
- PD<sub>MAX</sub> = Maximum power dissipation of 1 amplifier
- V<sub>S</sub> = Total supply voltage
- I<sub>aMAX</sub> = Maximum quiescent supply current of 1 amplifier
- V<sub>OUTMAX</sub> = Maximum output voltage swing of the application

#### **ISL28177 SPICE Model**

Figure 22 shows the SPICE model schematic and Figure 23 shows the net list for the SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: 1/f and flatband noise voltage, Slew Rate, CMRR, Gain and Phase. The DC parameters are, VOS,  $I_{\rm OS}$ , total supply current and output voltage swing. The model uses typical parameters given in the "Electrical Specifications" table beginning on page 3. The AVOL is adjusted for 140dB with the dominant pole at 0.075Hz. The CMRR is set 145dB,  $f_{\rm Cm} = 500 \rm kHz$ . The input stage models the actual device to present an accurate AC representation. The model is configured for ambient temperature of +25 °C.

Figures 24 through 37 show the characterization vs simulation results for the Noise Voltage, Closed Loop Gain vs Frequency, Small Signal 0.1V Step, Large Signal 5V Step Response, Open Loop Gain Phase, CMRR, Unity Gain Frequency Response vs C<sub>L</sub> and Output Voltage Swing for ±15V supplies.


#### **LICENSE STATEMENT**

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable license to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.



CORRECTION CURRENT OUTPUT STAGE SOURCES

FIGURE 22. SPICE MODEL SCHEMATIC

2ND POLE STAGE

Downloaded from <u>Elcodis.com</u> electronic components distributor

FN7859.2 April 5, 2012

## ISL28177

*ICI 20177 Magramadal	*Innut St	200	*
*ISL28177 Macromodel  **Revision History:	*Input Sta	IN+ VIN- DC 1e-9	*Output Stage with Correction Current
*Revision A, LaFontaine December 14, 2011	C_C1	IN+ VIN- 1.2e-12	Sources
*Model for Noise, quiescent supply currents,	C C2	0 VIN- 2e-12	G_G11 VOUT V++ V++ 21 1.11e-2
*CMRR 145dB, fcm=500kHz, AVOL 140dB	C_C3	0 IN+ 2e-12	G_G12 V VOUT 21 V 1.11e-2
*f=0.075Hz SR = 0.2V/us, GBWP 600kHz,	0_03 R_R1	VCM VIN- 5e11	G_G13 22 V VOUT 21 1.11e-2
*2nd pole 8Mhz, output voltage clamp	R_R2	IN+ VCM 5e11	G_G14 25 V 21 VOUT 1.11e-2
*and short ckt current limit.	R_R3	6 V++ 4.45e3	D_D7 21 23 DX
*	R_R4	7 V++ 4.45e3	D_D8 24 21 DX
*Copyright 2011 by Intersil Corporation	Q Q1	4 VIN- 3 SuperB	D D9 V++ 22 DX
*Refer to data sheet "LICENSE	Q_Q1 Q_Q2	5 10 3 SuperB	D_D10 V++ 25 DX
*STATEMENT", Use of this model indicates	Q_Q3	V 3 9 Mirror	D_D11 V 22 DY
*your acceptance with the terms and	Q_Q4	6 8 4 Cascode	
*provisions in the License Statement.	Q_Q5	7 8 5 Cascode	V_V6 23 VOUT 0.18
*	I IEE	3 V DC 200e-6	V_V7 VOUT 24 0.18
*Intended use:	I IEE1	V++ 8 DC 96e-6	R_R17
*This Pspice Macromodel is intended to give	D_D2	8 9 DX	R_R18 V VOUT 9E1
*typical DC and AC performance	E_EOS	10 11 VC VMID 1E-9	*
*characteristics under a wide range of	V VOS	11 IN+ 30E-6	.model SuperB npn
*external circuit configurations using	*	552 5	+ is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
*compatible simulation platforms - such as	*1st Gair	Stage	+ re=0.065 rc=35 cje=1.5E-12 cjc=2E-12
*iSim PE.	G_G1	V++ 13 6 7 0.06	+ kf=0 af=0
*	G_G2	V 13 6 7 0.06	.model Cascode npn
*Device performance features supported by	R_R5	13 V++ 1	+ is=502E-18 bf=150 va=300 ik=17E-3
*this model	R_R6	V 13 1	+rb=140 re=0.011 rc=900 cje=0.2E-12
*Typical, room temp., nominal power supply	V_V2	12 13 1.7	+cjc=0.16E-12f kf=0 af=0
*voltages used to produce the following	V_V3	13 14 1.7	.model Mirror pnp
*characteristics:	D D3	12 V++ DX	+ is=4E-15 bf=150 va=50 ik=138E-3 rb=185
*Open and closed loop I/O impedances	D_D3	V 14 DX	+ re=0.101 rc=180 cje=1.34E-12
*Open loop gain and phase	*		+ cjc=0.44E-12
*Closed loop bandwidth and frequency	*2nd Gai	n Stage	+ kf=0 af=0
*response	G_G3	V++ 15 13 VMID 4.712E-3	.model DN D(KF=6.69e-9 AF=1)
*Loading effects on closed loop frequency	G_G4	V 15 13 VMID 4.712E-3	.MODEL DX D(IS=1E-12 Rs=0.1)
*response	R_R7	15 V++ 2122.196e6	.MODEL DY D(IS=1E-15 BV=50 Rs=1)
*Input noise terms including 1/f effects	R_R8	V 15 2122.196e6	.ends subckt ISL28177
*Slew rate	V_V4	16 15 1.7	.chds subckt tol20177
*Input and Output Headroom limits to I/O	V_V5	15 17 1.7	
*voltage swing	D_D5	16 V++ DX	
*Supply current at nominal specified supply	D D6	V 17 DX	
*voltages	C_C4	15 V++ 1e-9	
**	C C5	V 15 1e-9	
*Device performance features NOT	*		
*supported by this model:	*Mid sup	ply Ref	
*Harmonic distortion effects	R_R9 .	VMID V++ 1	
*Disable operation (if any)	R_R10	V VMID 1	
*Thermal effects and/or over temperature	E E1	V++ 0 V+ 0 1	
*parameter variation	E_E2	V 0 V- 0 1	
*Limited performance variation vs. supply	I_ÏSY	V+ V- DC 1.18e-3	
*voltage is modeled	*		
*Part to part performance variation due to	*Commo	n Mode Gain Stage with Zero	
*normal process parameter spread	G_G5	V++ VC VCM VMID 0.1e-6	
*Any performance difference arising from	g G6	V VC VCM VMID 0.1e-6	
*different packaging	R_R11	VC 18 1	
* source	R_R12	19 VC 1	
:	L_L1	18 V++ 318.31927e-6	
* +input	L_L2	19 V 318.31927e-6	
*   -input	*		
*   +Vsupply	*2nd Pol	e Stage	
*     -Vsupply	G_G7	V++ 20 15 VMID 502.64e-6	
*       output	G_G8	V 20 15 VMID 502.64e-6	
*	G_G9	V++ 21 20 VMID 502.64e-6	
.subckt ISL28177 Vin+ Vin- V+ V- VOUT	G_G10	V 21 20 VMID 502.64e-6	
* source ISL28177_SPICEMODEL	R_R13	20 V++ 1989.49546	
*	R_R14	V 20 1989.49546	
*Voltage Noise	R_R15	21 V++ 1989.49546	
E_En IN+ VIN+ 2 0 1	R_R16	V 21 1989.49546	
D_D1 1 2 DN	C_C6	20 V++ 10e-12	
V_V1 1 0 0.07	C_C7	V 20 10e-12	
R_R19 2 0 5000	C_C8	21 V++ 10e-12	
*	C_C9	V 21 10e-12	
	•		

FIGURE 23. SPICE NET LIST

### **Characterization vs Simulation Results**




FIGURE 24. CHARACTERIZED INPUT NOISE VOLTAGE




FIGURE 25. SIMULATED INPUT NOISE VOLTAGE




FIGURE 26. CHARACTERIZED CLOSED LOOP GAIN vs FREQUENCY




FIGURE 27. SIMULATED CLOSED LOOP GAIN vs FREQUENCY




FIGURE 28. CHARACTERIZED SMALL SIGNAL TRANSIENT RESPONSE vs  $R_L$ ,  $V_S = \pm 0.9V$ ,  $\pm 2.5V$ 




FIGURE 29. SIMULATED SMALL SIGNAL TRANSIENT RESPONSE  $V_S = \pm 15V$ 

# Characterization vs Simulation Results (Continued)




FIGURE 30. CHARACTERIZED LARGE SIGNAL TRANSIENT RESPONSE vs  $R_L$ ,  $V_S = \pm 15V$ 




FIGURE 31. SIMULATED LARGE SIGNAL TRANSIENT RESPONSE,  $V_S = \pm 14V$ 




FIGURE 32. SIMULATED (DESIGN) OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 33. SIMULATED (SPICE) OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 34. CHARACTERIZEDUNITY GAIN FREQUENCY RESPONSE vs C<sub>L</sub>




FIGURE 35. SIMULATED UNITY GAIN FREQUENCY RESPONSE vs CL

### **Characterization vs Simulation Results (Continued)**




FIGURE 36. SIMULATED (SPICE) CMRR




FIGURE 37. SIMULATED OUTPUT VOLTAGE SWING ±15V

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
March 29, 2012	FN7859.2	Changed Note 1 in "Ordering Information" on page 2 from:  "Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications."  to:  "Please refer to TB347 for details on reel specifications."  Listed out tape and reel parts individually in "Ordering Information" on page 2 (ISL28177FBZ-T13, ISL28177FBZ-T7A)
January 5, 2012	FN7859.1	Added SPICE model to data sheet. Added ESD Ratings to description on page 1.
October 31, 2011	FN7859.0	Initial Release

### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28177

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: <a href="http://rel.intersil.com/reports/sear">http://rel.intersil.com/reports/sear</a>

For additional products, see  $\underline{\text{www.intersil.com/product tree}}$ 

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>


13 intersil


FN7859.2 April 5, 2012


# Package Outline Drawing (M8.15E)

#### M8.15E **8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE** Rev 0, 08/09










TYPICAL RECOMMENDED LAND PATTERN

14




#### NOTES:


- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- Reference to JEDEC MS-012.


## **Package Outline Drawing**


#### P5.064A


5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10











#### NOTES:

Dimensions are in millimeters.
 Dimensions in ( ) for Reference Only.

DETAIL "X"

- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to gauge plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.