FEATURES

DC coupled inputs

■ 0.1% THD

Integrated 4th-order, 8MHz filters

8.8mA total supply current

AC or DC coupled outputs

for AC-coupling capacitors

Integrated 6, 9, or 12dB video drivers

• 0.05%/0.02° differential gain/phase

DC-coupled outputs remove the need

Each channel can drive 2V_{pp} into 1 or 2

Pb-free SOIC-8 or DFN-8 packages

Cable or satellite set-top-box (STB)

Portable media players with video out

APPLICATIONS

Portable DVD players

Video on demand

DVD players



COMLINEAR[®] CLC3800, CLC3801, CLC3802 Triple, Standard Definition Video Amplifiers

General Description



The CLC3800 video amplifier offers a fixed gain of 6dB. This integrated gain compensates for the voltage drop inherent in properly terminated video loads; ensuring a $1V_{pp}$ video signal is present at the load. If additional gain is required, the CLC3801 video amplifier offers a fixed gain of 9dB and the CLC3802 offers 12dB.

All three video amplifiers can be driven by DC-coupled signals. Thier outputs can drive either AC- or DC-coupled loads.

These video amplifiers operate from 3V to 7V supplies and consume 8.8mA of supply current, making them well suited for battery powered devices.

Functional Block Diagram



Ordering Information

Part Number	Gain	Package	Pb-Free	RoHS Compliant	Operating Temperature Range	Packaging Method
CLC3800ISO8X	6dB	SOIC-8	Yes	Yes	-40°C to +125°C	Reel
CLC3801ISO8X	9dB	SOIC-8	Yes	Yes	-40°C to +125°C	Reel
CLC3802ISO8X ⁺	12dB	SOIC-8	Yes	Yes	-40°C to +125°C	Reel
CLC3800ILP8X*	6dB	DFN-8	Yes	Yes	-40°C to +125°C	Reel
CLC3801ILP8X*	9dB	DFN-8	Yes	Yes	-40°C to +125°C	Reel
CLC3802ILP8X*	12dB	DFN-8	Yes	Yes	-40°C to +125°C	Reel

+Preliminary, contact CADEKA for availability. *Future product offering. Moisture sensitivity level for all parts is MSL-1.

SOIC Pin Configuration



SOIC Pin Assignments

Pin No.	Pin Name	Description
1	IN1	Input, channel 1
2	IN2	Input, channel 2
3	IN3	Input, channel 3
4	+V _S	Positive supply
5	GND	Ground
6	OUT3	Output, channel3
7	OUT2	Output, channel 2
8	OUT1	Output, channel 1

DFN Pin Configuration



DFN Pin Configuration

Pin No.	Pin Name	Description
1	IN1	Input, channel 1
2	IN2	Input, channel 2
3	IN3	Input, channel 3
4	+V _S	Positive supply
5	GND	Ground
6	OUT3	Output, channel3
7	OUT2	Output, channel 2
8	OUT1	Output, channel 1

Absolute Maximum Ratings

The safety of the device is not guaranteed when it is operated above the "Absolute Maximum Ratings". The device should not be operated at these "absolute" limits. Adhere to the "Recommended Operating Conditions" for proper device function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the operating conditions noted on the tables and plots.

Parameter	Min	Max	Unit
Supply Voltage	0	14	V
Input Voltage Range	-V _s -0.5V	+V _s +0.5V	V
Output Short Circuit Current		+110, -85	mA

Reliability Information

Parameter	Min	Тур	Max	Unit
Junction Temperature			150	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			260	°C
Package Thermal Resistance				
8-Lead SOIC		100		°C/W
8-Lead DFN		60		°C/W

Notes:

Package thermal resistance (θ_{JA}), JDEC standard, multi-layer test boards, still air.

ESD Protection

Product	SOIC-8	DFN-8
Human Body Model (HBM), output ESD protection	5kV	TBD
Charged Device Model (CDM)	2kV	TBD

Recommended Operating Conditions

Parameter	Min	Тур	Max	Unit
Operating Temperature Range	-40		+125	°C
Supply Voltage Range	3		7	V

Electrical Characteristics

 $T_A = 25^{\circ}$ C, $V_S = +3V$, input is DC-coupled, input source resistance = 37.5 Ω , $R_L = 150\Omega$ thru a 220µF AC-coupling capacitor, $V_{IN} = 1V_{pp}$; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency Do	main Response	· · · · · · · · · · · · · · · · · · ·				
_		$R_L=150\Omega$, AC-coupled		7.6		MHz
F _{-1dB}	-1dB Bandwidth	$R_L=75\Omega$, DC-coupled		7.6		MHz
_		$R_L=150\Omega$, AC-coupled		8.5		MHz
F _{-3dB}	-3dB Bandwidth	$R_L=75\Omega$, DC-coupled		8.5		MHz
_		at 27MHz, R_L =150 Ω , AC-coupled		48		dB
F _{SB}	Stopband Attenuation	at 27MHz, $R_L = 75\Omega$, DC-coupled		48		dB
		NTSC (3.58MHz), AC-coupled		0.13		%
DG	Differential Gain	NTSC (3.58MHz), DC-coupled		0.05		%
		NTSC (3.58MHz), DC-coupled, R_L =75 Ω		0.34		%
		NTSC (3.58MHz), AC-coupled		0.05		0
DP	Differential Phase	NTSC (3.58MHz), DC-coupled		0.02		0
		NTSC (3.58MHz), DC-coupled, R_L =75 Ω		0.2		0
Time Domain	Response					
GD	Group Delay	Delta delay between 400kHz and 3.58MHz		5.6		ns
PD	Propogation Delay	Delay from input to output, 4.5MHz		65		ns
Distortion/No	se Response					
		$V_{OUT} = 2V_{pp}$, 1MHz, active video range + sync		0.1		%
		$V_{OUT} = 1.4V_{pp}$, 3.58MHz, active video range		0.9		%
THD	Total Harmonic Distortion	$V_{OUT} = 2V_{pp}$, 1MHz, active video range + sync, R _L =75 Ω , DC-coupled		0.1		%
		V_{OUT} = 1.4 V_{pp} , 3.58MHz, active video range, R_L =75 Ω , DC-coupled		0.9		%
SNR	Signal to Noise Ratio	NTC-7 Weighting 10kHz to 4.2MHz		68		dB
		400kHz to 3.58MHz (NTSC)		±1		%
CLG	Chroma / Luma Gain	400kHz to 4.43MHz (PAL)		±1		%
		Channel-to-channel at 1MHz		60		dB
X _{TALK}	Crosstalk	Channel-to-channel at 1MHz, R_L =75 Ω , DC-coupled		58		dB
DC Performan	се	· · · · · · · · · · · · · · · · · · ·				
		DC, CLC3800, $R_L=75\Omega$, DC-coupled	5.7	6.0	6.3	dB
G	Gain ⁽¹⁾	DC, CLC3801, $R_L = 75\Omega$, DC-coupled	8.6	9.0	9.4	dB
		DC, CLC3802, $R_L=75\Omega$, DC-coupled	TBD	12	TBD	dB
G _{MATCH}	Inter-Channel Gain Matching ⁽¹⁾	400kHz, R_L =75 Ω , DC-coupled		0.08	0.2	dB
V _{OS}	Output Offset Voltage ⁽¹⁾	V _{IN} =0V, no load	230	330	390	mV
I _b	Input Bias Current ⁽¹⁾	V _{IN} =0V, no load		1.4	5	μA
		CLC3800		0 to 1.25		V
V _{IN}	Input voltage Range(1)	CLC3801		0 to 0.9		V
		V_{IN} =1.1 V_{pp} , R_L =150 Ω , AC-coupled		2.5		V
	Output Voltage, CLC3800 ⁽²⁾	V_{IN} =1.1 V_{pp} , R_L =75 Ω , DC-coupled ⁽¹⁾	2.35	2.5	2.66	V
		V_{IN} =1.1 V_{pp} , R _L =150 Ω , AC-coupled		2.5		V
Vo	Output voltage, CLC3801(2)	V_{IN} =1.1 V_{pp} , R_L =75 Ω , DC-coupled ⁽¹⁾	2.32	2.5	2.69	V
		V_{IN} =1.1 V_{pp} , R_L =150 Ω , AC-coupled		TBD		V
		V_{IN} =1.1 V_{pp} , R_L =75 Ω , DC-coupled ⁽¹⁾	TBD	TBD	TBD	V
PSRR	Power Supply Rejection Ratio	DC , no load, $V_S = 3V$ to 5.5V		52		dB
I _S	Supply Current ⁽¹⁾	No load, all 3 channels		8.8	15	mA

Notes:

1. 100% tested at 25°C

2. Designed to handle SD video from -40°C to +125°

©2007-2008 CADEKA Microcircuits LLC

Electrical Characteristics

 $T_A = 25^{\circ}$ C, $V_S = +5V$, input is DC-coupled, input source resistance = 37.5 Ω , $R_L = 150\Omega$ thru a 220µF AC-coupling capacitor, $V_{IN} = 1V_{pp}$; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency Do	main Response					
_		$R_L = 150\Omega$, AC-coupled		7.7		MHz
F _{-1dB}	-1dB Bandwidth	$R_L=75\Omega$, DC-coupled		7.7		MHz
_		$R_L=150\Omega$, AC-coupled		8.6		MHz
F _{-3dB}	-3dB Bandwidth	$R_L = 75\Omega$, DC-coupled		8.6		MHz
_		at 27MHz, R _L =150Ω, AC-coupled		48		dB
F _{SB}	Stopband Attenuation	at 27MHz, $R_L = 75\Omega$, DC-coupled		48		dB
		NTSC (3.58MHz), AC-coupled		0.17		%
DG	Differential Gain	NTSC (3.58MHz), DC-coupled		0.1		%
		NTSC (3.58MHz), DC-coupled, R_L =75 Ω		0.34		%
		NTSC (3.58MHz), AC-coupled		0.02		0
DP	Differential Phase	NTSC (3.58MHz), DC-coupled		0.02		0
	NTSC (3.58MHz), DC-coupled, R_L =75 Ω		0.2		0	
Time Domain	Response	· ·				
GD	Group Delay	Delta delay between 400kHz and 3.58MHz		5.6		ns
PD	Propogation Delay	Delay from input to output, 4.5MHz		65		ns
Distortion/No	ise Response	· ·				
		V_{OUT} = 2 V_{pp} , 1MHz, active video range + sync		0.1		%
		V _{OUT} = 1.4V _{pp} , 3.58MHz, active video range		0.5		%
THD	Total Harmonic Distortion	V_{OUT} = 2 V_{pp} , 1MHz, active video range + sync, R_L =75 Ω , DC-coupled		0.15		%
		V_{OUT} = 1.4 V_{pp} , 3.58MHz, active video range, R_L =75 Ω , DC-coupled		0.6		%
SNR	Signal to Noise Ratio	NTC-7 Weighting 10kHz to 4.2MHz		73		dB
		400kHz to 3.58MHz (NTSC)		±1		%
CLG	Chroma / Luma Gain	400kHz to 4.43MHz (PAL)		±1		%
		Channel-to-channel at 1MHz		-61		dB
X _{TALK}	Crosstalk	Channel-to-channel at 1MHz, R_L =75 Ω , DC-coupled		-58		dB
DC Performar	ice					
		DC, CLC3800, $R_L = 75\Omega$, DC-coupled	5.7	6.0	6.3	dB
G	Gain ⁽¹⁾	DC, CLC3801, R_L =75 Ω , DC-coupled	8.6	9.0	9.4	dB
		DC, CLC3802, R_L =75 Ω , DC-coupled	TBD	12	TBD	dB
G _{MATCH}	Inter-Channel Gain Matching ⁽¹⁾	400kHz, R_L =75 Ω , DC-coupled		0.08	0.2	dB
V _{OS}	Output Offset Voltage ⁽¹⁾	V_{IN} =0V, no load	230	330	390	mV
I _b	Input Bias Current ⁽¹⁾	V _{IN} =0V, no load		1.4	5	μA
	Video Denero Tenut/1)	CLC3800	0 to 1.1	0 to 1.4		V
VKIN		CLC3801	0 to 0.78	0 to 1		V
	O_{1} the set $O_{1} O_{2} O_{2} O_{2}^{(2)}$	V_{IN} =1.1 V_{pp} , R_L =150 Ω , AC-coupled		2.5		V
	Output voltage, CLC3800(2)	V_{IN} =1.1 V_{pp} , R_L =75 Ω , DC-coupled ⁽¹⁾	2.35	2.5	2.66	V
N	$O_{\rm struct}$ $V_{\rm obs}$ $C_{\rm s}$ $C_{\rm s}$ $C_{\rm s}$ $C_{\rm s}$ $C_{\rm s}$	V_{IN} =1.1 V_{pp} , R_L =150 Ω , AC-coupled		2.5		V
vo		V_{IN} =1.1 V_{pp} , R_L =75 Ω , DC-coupled ⁽¹⁾	2.32	2.5	2.69	V
	Output Voltage CLC2002(2)	$V_{IN}{=}1.1V_{pp},R_L{=}150\Omega,AC{-}coupled$		TBD		V
		V_{IN} =1.1 V_{pp} , R_L =75 Ω , DC-coupled ⁽¹⁾	TBD	TBD	TBD	V
PSRR	Power Supply Rejection Ratio	DC, no load		53		dB
I _S	Supply Current ⁽¹⁾	Total		9.5	15	mA

Notes:

1. 100% tested at 25°C

2. Designed to handle SD video from -40° to +125°

©2007-2008 CADEKA Microcircuits LLC

Application Information

Basic Operation

The CLC3800, CLC3801, and CLC3802 are 3-channel video amplifiers that operate with single supply voltages from 3V to 7V. They are designed to accept DC-coupled inputs and will drive AC- or DC-coupled outputs. Each channel integrates a DC offset, 4th order Butterworth filters, and fixed gain video drivers. The filtering is appropriate for standard definition video signals and has a -3dB cutoff of 8.6MHz. This cutoff provides an excellent compromise between flat in-band response and high frequency noise reduction. The input signals are level shifted prior to the input filters and output amplifiers.

Inputs: DC-Coupled

The inputs must be DC-coupled. Many DACs provide a current output that is resistively terminated to ground. These DACs are conveniently DC-coupled to the inputs of the CLC3800, CLC3801, or CLC3802 as shown in Figure 1. DC-coupled inputs use fewer components and lowers the overall system cost.





The input termination/source resistance is set by the application. Any value up to several $k\Omega$ can be used. Lower values reduce noise, but if higher values are needed, there is little effect on filter shape or distortion performance of the CLC380x. If the CLC380x is located on the same board as the video source, and within a few inches, the input termination resistance is determined by the requirements of the Video DAC or Encoder. If a cable is needed to connect the CLC380x to the video source, the termination must match the cable impedance which is 75 Ω for standard video cable.

The CLC380x Family of video amplifiers add a DC offset,

raising the input signal by approximately 330mV. For example, when 0V is applied to the input, the output becomes approximately 330mV above ground. This offset eliminates sync tip clipping. Figure 2 illustrates a typical DC-coupled input signal and resulting output signal after exiting the CLC3800.



Figure 2. Typical DC-coupled Signal for CLC3800

The input voltage range is typically 0V to 1.4V for the CLC3800 at 5V supply. Due to the internal fixed gain of 6dB (for the CLC3800) and the internal level shift of nominally 330mV, the V_{IN} range is generally limited by the output. V_{IN} and V_{OUT} are fully detailed in the Electrical Characteristics section.

Outputs: AC- or DC-Coupled

Each channel of the CLC3800, CLC3801, and CLC3802 can drive either AC- or DC-coupled loads. Each channel can drive single or dual video loads, 150Ω (1 video load) or 75Ω (2 video loads). Figure 3 shows the typical configuration for driving either AC- or DC-coupled loads.

With DC-coupled loads, AC-coupling capacitors are not used. Match the series termination resistors to the typical cable impedance, 75Ω for standard video cable. Keep the output connection to the series termination resistors as short as possible. If driving 2 video loads, place both resistors close to the CLC3800.

With AC-coupled loads, use an AC-coupling capacitor of at least 220μ F in a 75Ω environment. A value of at least 220μ F will ensure that low frequencies are passed, preventing video droop across the line, referred to as "tilt".

©2007-2008 CADEKA Microcircuits LLC



Figure 3. Typical Output Configuration

Power Supply Decoupling

For optimum performance, power supply decoupling is required. Figure 4 shows the recommended usage of power supply decoupling capacitors. The 0.1μ F decoupling capacitor must be placed as close to pin 4 as possible, < 0.1'' or < 2.5mm, to be effective. The larger, 1μ F capacitor can be placed further away.



Figure 4. Recommended Power Supply Decoupling

Power Dissipation

TBD



Figure 5. Maximum Power Derating

Power Dissipation Considerations with DC-Coupled Loads

When driving DC loads, the supply current is much higher than in AC applications and care must be taken to dissipate the extra heat generated. The output signal will swing from about 0.3V to 2.3V for full swing video. In the worst case condition, an all white screen with dual DC loads, the additional thermal rise over the quiescent condition is about 20°C. An easy way to help distribute this extra heat is to place a ground plane under the part and add ground plane on the bottom of the board immediately under the part with vias between the two planes.

The CLC3800 is designed primarily for low voltage operation with supply values between 3.0V and 5.5V, but larger supplies can be used. In this situation, DC loads may not be possible due to thermal considerations. With single DC loads on all three channels and a 12V supply, the thermal rise is an additional 45° this gives a total temperature rise of about 57°.

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. CADEKA has evaluation boards to use as a guide for high frequency layout and as aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- \bullet Include $1\mu\text{F}$ and $0.1\mu\text{F}$ ceramic capacitors for power supply decoupling
- Place the $6.8\mu F$ capacitor <0.75 inches of the power pin
- \bullet Place the $0.1 \mu \text{F}$ capacitor <0.1 inches of the power pin

• Remove the ground plane near the input and output pins to reduce parasitic capacitance

• Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts for more information.

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of these devices:

Evaluation Board	Products
CEB021	CLC3800, CLC3801, CLC3802 in SOIC packages

Evaluation Board Schematics

Evaluation board schematics and layouts are shown in Figures 9-11. Application Note AN-6 provides a detailed description of the evaluation board.



Figure 9. CEB021 Schematic







Figure 11. CEB006 Bottom View

Typical Application Circuits



Figure 11. Typical Configuration for Component Video (RGB, YP_BP_R, or YUV)



Figure 11. Typical Configuration for Composite Video an extra composite output is available to drive an RF modulator







Figure 11. Typical Configuration for 6-channel application

Mechanical Dimensions

SOIC-8 Package

Α1



A2





SOIC-8					
SYMBOL	MIN	MAX			
A1	0.10	0.25			
В	0.36	0.48			
С	0.19	0.25			
D	4.80	4.98			
E	3.81	3.99			
е	1.27 BSC				
Н	5.80	6.20			
h	0.25	0.5			
L	0.41	1.27			
A	1.37	1.73			
θ1	0° 8°				
Х	0.55 ref				
θ2	7º BSC				

NOTE:

1. All dimensions are in millimeters.

2. Lead coplanarity should be 0 to 0.1mm (0.004") max.

3. Package surface finishing: VDI 24~27

4. All dimension excluding mold flashes.

5. The lead width, B to be determined at 0.1905mm from the lead tip.

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado T: 970.663.5452 T: 977.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR, the COMLINEAR logo design, and ARCTIC are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

Downloaded from <u>Elcodis.com</u> electronic components distributor

