Features

Low-voltage and standard-voltage operation

 $-V_{CC} = 1.7V$ to 5.5V

- User-selectable internal organization
 - 2K: 256 x 8 or 128 x 16
 - 4K: 512 x 8 or 256 x 16
- Three-wire serial interface
- Sequential read operation
- 2MHz clock rate (5V)
- Self-timed write cycle (5ms max)
- High reliability
 - Endurance: One million write cycles
 - Data retention: 100 years
- 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages


Description

The Atmel[®] AT93C56B/66B provides 2048/4096 bits of serial electrically erasable programmable read-only memory (EEPROM) organized as 128/256 words of 16 bits each (when the ORG pin is connected to V_{CC}) and 256/512 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C56B/66B is available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages.

The AT93C56B/66B is enabled through the chip select pin (**CS**) and accessed via a three-wire serial interface consisting of data input (DI), data output (DO), and shift clock (SK). Upon receiving a read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin, DO. The write cycle is completely self-timed, and no separate erase cycle is required before write. The write cycle is only enabled when the part is in the erase/write enable state. When **CS** is brought high following the initiation of a write cycle, the DO pin outputs the ready/busy status of the part.

The AT93C56B/66B operates from 1.7V to 5.5V.

Pin NameFunctionCSChip SelectSKSerial Data ClockDISerial Data InputDOSerial Data OutputGNDGroundVCCPower Supply	Figure 0-1. Pin Configurations				
SK Serial Data Clock DI Serial Data Input DO Serial Data Output GND Ground	Pin Name	Function			
DI Serial Data Input DO Serial Data Output GND Ground	CS	Chip Select			
DO Serial Data Output GND Ground	SK	Serial Data Clock			
GND Ground	DI	Serial Data Input			
	DO	Serial Data Output			
VCC Power Supply	GND	Ground			
	VCC	Power Supply			
ORG Internal Organization	ORG	Internal Organization			
NC No Connect	NC	No Connect			





Three-wire Serial Electrically Erasable Programmable Read-only Memory 2K (256 x 8 or 128 x 16) 4K (512 x 8 or 256 x 16)

Atmel AT93C56B Atmel AT93C66B

8735A-SEEPR-1/11






1. Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground –1.0V to +7.0V
Maximum Operating Voltage
DC Output Current

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Note: When the ORG pin is connected to V_{CC} , the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal $1M\Omega$ pull-up resistor, then the x 16 organization is selected.

2 Atmel AT93C56B/66B

Table 1-1. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}$ C, f = 1.0MHz, $V_{CC} = +5.0$ V (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C _{OUT}	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C _{IN}	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = OV$

Notes: 1. This parameter is characterized, and is not 100% tested

Table 1-2.DC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{CC} = +1.7$ V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V _{CC1}	Supply Voltage					5.5	V
V _{CC2}	Supply Voltage			2.5		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
			READ at 1.0MHz		0.5	2.0	mA
I _{CC}	Supply Current	$V_{CC} = 5.0V$	WRITE at 1.0MHz		0.5	2.0	mA
I _{SB1}	Standby Current	$V_{CC} = 1.7V$	CS = 0V		0.4	1.0	μA
I _{SB2}	Standby Current	$V_{CC} = 2.5V$	CS = 0V		6.0	10.0	μA
I _{SB3}	Standby Current	$V_{CC} = 5.0V$	CS = 0V		10.0	15.0	μA
I	Input Leakage	$V_{IN} = 0V \text{ to } V_{CC}$			0.1	3.0	μA
I _{OL}	Output Leakage	$V_{IN} = 0V$ to V_{CC}	$V_{IN} = 0V$ to V_{CC}		0.1	3.0	μA
V _{IL1} ⁽¹⁾ V _{IH1} ⁽¹⁾	Input Low Voltage Input High Voltage	$2.5V \le V_{CC} \le 5.5V$		-0.6 2.0		0.8 V _{CC} + 1	V
V _{IL2} ⁽¹⁾ V _{IH2} ⁽¹⁾	Input Low Voltage Input High Voltage	$1.7V \le V_{CC} \le 2.5V$		-0.6 V _{CC} x 0.7		V _{CC} x 0.3 V _{CC} + 1	V
V _{OL1}	Output Low Voltage		I _{OL} = 2.1mA			0.4	V
V _{OH1}	Output High Voltage	$2.5V \le V_{CC} \le 5.5V$	$I_{OH} = -0.4 \text{mA}$	2.4			V
V _{OL2}	Output Low Voltage		I _{OL} = 0.15mA			0.2	V
V _{OH2}	Output High Voltage	$1.7V \le V_{CC} \le 2.5V$	I _{OH} = -100μA	V _{CC} – 0.2			V

Notes: 1. V_{IL} min and V_{IH} max are reference only, and are not tested





Table 1-3. AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}$ C to + 85°C, V_{CC} = as specified, CL = 1 TTL gate and 100pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f _{SK}	SK Clock Frequency	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.7V \leq V_{CC} \leq 5.5V \end{array}$	/	0 0 0		2 1 0.25	MHz
t _{sKH}	SK High Time	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$		250 1000			ns
t _{SKL}	SK Low Time	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$		250 1000			ns
t _{CS}	Minimum CS Low Time	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$		250 1000			ns
t _{css}	CS Setup Time	Relative to SK	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$	50 200			ns
t _{DIS}	DI Setup Time	Relative to SK	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$	100 400			ns
t _{CSH}	CS Hold Time	Relative to SK		0			ns
t _{DIH}	DI Hold Time	Relative to SK	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$	100 400			ns
t _{PD1}	Output Delay to 1	AC Test	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$			250 1000	ns
t _{PD0}	Output Delay to 0	AC Test	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$			250 1000	ns
t _{SV}	CS to Status Valid	AC Test	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$			250 1000	ns
t _{DF}	CS to DO in High Impedance	AC Test CS = V _{IL}	$2.5V \le V_{CC} \le 5.5V$ $1.7V \le V_{CC} \le 5.5V$			150 400	ns
t _{WP}	Write Cycle Time		$1.7V \le V_{CC} \le 5.5V$			5	ms
Endurance ⁽¹⁾	5.0V, 25℃			1,000,000			Write Cycles

Notes: 1. This parameter is characterized, and is not 100% tested

		Ор	Addr	ess	Data		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	$A_8 - A_0$	$A_7 - A_0$			Reads data stored in memory at specified address
EWEN	1	00	1 1XXXXXXX	1 1XXXXXX			Write enable must precede all programming modes
ERASE	1	11	$A_8 - A_0$	A ₇ – A ₀			Erases memory location $A_n - A_0$
WRITE	1	01	$A_8 - A_0$	A ₇ – A ₀	D ₇ – D ₀	D ₁₅ – D ₀	Writes memory location $A_n - A_0$
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V
WRAL	1	00	01XXXXXXX	01XXXXXX	D ₇ – D ₀	D ₁₅ – D ₀	Writes all memory locations. Valid only at $V_{CC} = 5.0V \pm 10\%$ and disable register cleared
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions

Table 1-4.	Instruction Set for the Atmel AT93C56B and Atmel AT93C66B
	Instruction Set for the Athen Arssesses and Athen Arssesses

Note: The Xs in the address field represent "don't care" values, and must be clocked

2. Functional Description

The Atmel[®] AT93C56B/66B is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS, and consists of a start bit (logic one) followed by the appropriate op code and the desired memory address location.

READ (READ): The read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin, DO. Output data changes are synchronized with the rising edges of the serial clock, SK. It should be noted that a dummy bit (logic zero) precedes the 8- or 16-bit data output string. The AT93C56B/66B supports sequential read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as chip select (CS) is held high. In this case, the dummy bit (logic zero) will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

ERASE/WRITE ENABLE (EWEN): To assure data integrity, the part automatically goes into the erase/write disable (EWDS) state when power is first applied. An erase/write enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The erase (ERASE) instruction programs all bits in the specified memory location to the logical-one state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). A logic one at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8- or 16-bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at serial data input pin Dl. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). A logic zero at DO indicates that programming is still in progress. A logic one indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A ready/busy status cannot be obtained if CS is brought high after the end of the self-timed programming cycle, t_{WP} .

ERASE ALL (ERAL): The erase all (ERAL) instruction programs every bit in the memory array to the logic one state, and is primarily used for testing purposes. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). The ERAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.





WRITE ALL (WRAL): The write all (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturbance, the erase/write disable (EWDS) instruction disables all programming modes, and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions, and can be executed at any time.

3. Timing Diagrams




Figure 3-1. Synchronous Data Timing


Note: 1. This is the minimum SK period

Table 3-1. Organization Key for Timing Diagrams

	Atmel AT93	8C56B (2K)	Atmel AT93	8C66B (4K)
I/O	x 8	x 16	x 8	x 16
A _N	A ₈ ⁽¹⁾	A ₇ ⁽²⁾	A ₈	A ₇
D _N	D ₇	D ₁₅	D ₇	D ₁₅

Notes: 1. A_8 is a don't-care value, but the extra clock is required


2. A7 is a don't-care value, but the extra clock is required
















Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V










Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V






4. Ordering Code Detail



5. Part Markings


5.1 Atmel AT93C56B







5.2 Atmel AT93C66B



5.3 Atmel AT93C56B Ordering Information

Atmel Ordering Code	Voltage	Package	Operation Range
AT93C56B-SSHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1	
AT93C56B-SSHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1	
AT93C56B-XHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Lead-free/Halogen-free/
AT93C56B-XHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Industrial Temperature
AT93C56B-MAHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8Y6	(-40°C to 85°C)
AT93C56B-MEHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8ME1	
AT93C56B-CUM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8U3-1	
AT93C56B-WWU11M	1.7 to 5.5	Die Sale	Industrial Temperature
	1.7 to 5.5	Die Sale	(-40°C to 85°C)

Notes: 1. "-B" denotes bulk delivery

2. "-T" denotes tape and reel delivery. SOIC = 4k/reel. TSSOP UDFN, XDFN, and VFBGA = 5k/reel

3. For wafer sales, please contact Atmel sales

	Package Type					
8S1	8-lead, 0.150" Wide, Plastic Gull Wing, Small OutlinePackage (JEDEC SOIC)					
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)					
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Dual No Lead Package (UDFN)					
8ME1	8-lead, 1.80mm x 2.20mm Body (XDFN)					
8U3-1	8-ball, 1.50mm x 2.00mm Body, 0.50mm Pitch, Small Die Ball Grid Array (VFBGA)					





5.4 Atmel AT93C66B Ordering Information

Atmel Ordering Code	Voltage	Package	Operation Range
AT93C66B-SSHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1	
AT93C66B-SSHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1	
AT93C66B-XHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Lead-free/Halogen-free/
AT93C66B-XHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Industrial Temperature
AT93C66B-MAHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8Y6	(-40°C to 85°C)
AT93C66B-MEHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8ME1	
AT93C66B-CUM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8U3-1	
	17 to 55	Die Sale	Industrial Temperature
AT93C56B-WWU11M	1.7 to 5.5		(-40°C to 85°C)

Notes: 1. "-B" denotes bulk delivery

2. "-T" denotes tape and reel delivery. SOIC = 4k/reel. TSSOP UDFN, XDFN, and VFBGA = 5k/reel


3. For wafer sales, please contact Atmel sales

	Package Type
8S1	8-lead, 0.150 "Wide, Plastic Gull Wing, Small Outline Package (JEDEC SOIC)
8A2	8-lead, 0.170 "Wide, Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Dual No Lead Package (UDFN)
8ME1	8-lead, 1.80mm x 2.20mm Body (XDFN)
8U3-1	8-ball, 1.50mm x 2.00mm Body, 0.50mm Pitch, Small Die Ball Grid Array (VFBGA)

14 Atmel AT93C56B/66B

6. Packaging Information


8S1 – JEDEC SOIC








8A2 - TSSOP




8Y6 – UDFN








8ME1 – XDFN



8U3-1 - VFBGA







7. Revision History

Revision No.	Date	Comments
8735A	01/2011	Initial document release



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY **Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN **Tel:** (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 8735A-SEEPR-1/11

Atmel[®], Atmel logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO IS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINCEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in intended to support or sustain life.