# CMOS, Quad, Serial-Interface 8-Bit DAC 

General Description
The MAX500 is a quad, 8-bit, voltage-output digital-toanalog converter (DAC) with a cascadable serial interface. The IC includes four output buffer amplifiers and input logic for an easy-to-use, two- or three-wire serial interface. In a system with several MAX500s, only one serial data line is required to load all the DACs by cascading them. The MAX500 contains double-buffered logic and a 10-bit shift register that allows all four DACs to be updated simultaneously using one control signal. There are three reference inputs so the range of two of the DACs can be independently set while the other two DACs track each other.
The MAX500 achieves 8-bit performance over the full operating temperature range without external trimming.

## Applications

Minimum Component Count Analog Systems
Digital Offset/Gain Adjustment
Industrial Process Control
Arbitrary Function Generators
Automatic Test Equipment

Functional Diagram


Features

- Buffered Voltage Outputs
- Double-Buffered Digital Inputs
- Microprocessor and TTL/CMOS Compatible
- Requires No External Adjustments
- Two- or Three-Wire Cascadable Serial Interface
- 16-Pin DIP/SO Package and 20-Pin LCC
- Operates from Single or Dual Supplies

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE ERROR (LSB) |  |
| :--- | :--- | :--- | :--- |
| MAX500ACPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 1$ |
| MAX500BCPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 2$ |
| MAX500ACWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1$ |
| MAX500BCWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 2$ |
| MAX500BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ | $\pm 2$ |
| MAX500AEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 1$ |
| MAX500BEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 2$ |
| MAX500AEWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1$ |
| MAX500BEWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 2$ |
| MAX500AEJE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 CERDIP | $\pm 1$ |
| MAX500BEJE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 CERDIP | $\pm 2$ |
| MAX500AMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP | $\pm 1$ |
| MAX500BMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP | $\pm 2$ |
| MAX500AMLP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 LCC | $\pm 1$ |
| MAX500BMLP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 LCC | $\pm 2$ |

*Contact factory for dice specifications.
Pin Configurations


## CMOS, Quad, Serial-Interface 8-Bit DAC

## ABSOLUTE MAXIMUM RATINGS

Power Requirements


Wide SO (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )
.762mW
CERDIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ............... 800 mW
LCC (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )....................... 727 mW
Operating Temperature Ranges
MAX500_C $\qquad$ . $.0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MAX500 E $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ MAX500_M $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10sec) $\qquad$ $+300^{\circ} \mathrm{C}$

Note 1: The outputs may be shorted to AGND, provided that the power dissipation of the package is not exceeded.
Typical short-circuit current to AGND is 25 mA
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

$\left(\mathrm{VDD}=+11.4 \mathrm{~V}\right.$ to $+16.5 \mathrm{~V}, \mathrm{VSS}=-5 \mathrm{~V} \pm 10 \%, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2 \mathrm{~V}$ to ( $\mathrm{V} D \mathrm{D}-4 \mathrm{~V}$ ), $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. .

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE |  |  |  |  |  |  |
| Resolution |  |  |  | 8 |  | Bits |
| Total Unadjusted Error |  | $\begin{aligned} & \text { VDD }=15 \mathrm{~V} \pm 5 \%, \\ & \text { VREF }=10 \mathrm{~V} \end{aligned}$ | MAX500A |  | $\pm 1$ | LSB |
|  |  |  | MAX500B |  | $\pm 2$ |  |
| Relative Accuracy |  | MAX500A |  |  | $\pm 1 / 2$ | LSB |
|  |  | MAX500B |  |  | $\pm 1$ |  |
| Differential Nonlinearity |  | Guaranteed monotonic |  |  | $\pm 1$ | LSB |
| Full-Scale Error |  | MAX500A |  |  | $\pm 1 / 2$ | LSB |
|  |  | MAX500B |  |  | $\pm 1$ |  |
| Full-Scale Tempco |  | $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$ |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Zero-Code Error |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | MAX500A |  | $\pm 15$ | mV |
|  |  |  | MAX500B |  | $\pm 20$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | MAX500A |  | $\pm 20$ |  |
|  |  |  | MAX500B |  | $\pm 30$ |  |
| Zero-Code Tempco |  |  |  |  | $\pm 30$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| Reference Input Range |  |  |  | 2 | $\mathrm{V}_{\mathrm{DD}}-4$ | V |
| Reference Input Resistance |  | VREFC, $\mathrm{V}_{\text {REF }} \mathrm{D}$ |  | 11 |  | k $\Omega$ |
|  |  | VREFA/B |  | 5.5 |  |  |
| Reference Input Capacitance |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, code dependent (Note 2) |  |  | 100 | pF |
| Channel-to-Channel Isolation |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Notes 2, 3) |  | -60 |  | dB |
| AC Feedthrough |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Notes 2, 3) |  | -70 |  | dB |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Digital Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.4 | 5.5 | V |
| Digital Input Low Voltage | VIL |  |  |  | 0.8 | V |
| Digital Output High Voltage | V OH | IOUT $=-1 \mathrm{~mA}$, SRO only |  | $\mathrm{V}_{\mathrm{DD}}-1$ |  | V |
| Digital Output Low Voltage | VOL | lout $=1 \mathrm{~mA}$, SRO only |  | 0.4 |  | V |
| Digital Input Leakage Current |  | (Note 4) | Excluding $\overline{\text { LOAD }}$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  |  | $\overline{\text { LOAD }}=0 \mathrm{~V}$ |  | 30 |  |
| Digital Input Capacitance |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 2) |  |  | 8 | pF |

## CMOS, Quad, Serial-Interface 8-Bit DAC

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V} D \mathrm{~F}=+11.4 \mathrm{~V}\right.$ to $+16.5 \mathrm{~V}, \mathrm{VSS}=-5 \mathrm{~V} \pm 10 \%, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2 \mathrm{~V}$ to (VDD $\left.-4 \mathrm{~V}\right), \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$


## CMOS, Quad, Serial-Interface 8-Bit DAC

## ELECTRICAL CHARACTERISTICS—Single Supply

( $\mathrm{V} D \mathrm{D}=+15 \mathrm{~V} \pm 5 \%, \mathrm{VSS}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE |  |  |  |  |  |  |
| Resolution |  |  |  | 8 |  | Bits |
| Total Unadjusted Error |  | $\begin{aligned} & V_{D D}=15 \mathrm{~V} \pm 5 \%, \\ & V_{\text {REF }}=10 \mathrm{~V} \end{aligned}$ | MAX500A |  | $\pm 1$ | LSB |
|  |  |  | MAX500B |  | $\pm 2$ |  |
| Relative Accuracy |  |  | MAX500A |  | $\pm 1 / 2$ | LSB |
|  |  |  | MAX500B |  | $\pm 1$ |  |
| Differential Nonlinearity |  | Guaranteed monotonic |  |  | $\pm 1$ | LSB |
| Full-Scale Error |  |  | MAX500A |  | $\pm 1 / 2$ | LSB |
|  |  |  | MAX500B |  | $\pm 1$ |  |
| Full-Scale Tempco |  | $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$ |  | $\pm 5$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Zero-Code Error |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | MAX500A |  | $\pm 15$ | mV |
|  |  |  | MAX500B |  | $\pm 20$ |  |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | MAX500A |  | $\pm 20$ |  |
|  |  |  | MAX500B |  | $\pm 30$ |  |
| Zero-Code Tempco |  |  |  |  | $\pm 30$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUT-All specifications are the same as for dual supplies. |  |  |  |  |  |  |
| DIGITAL INPUTS-All specifications are the same as for dual supplies. |  |  |  |  |  |  |
| DYNAMIC PERFORMANCE-All specifications are the same as for dual supplies. |  |  |  |  |  |  |
| POWER SUPPLIES |  |  |  |  |  |  |
| Positive Supply Voltage | VDD | For specified performance |  | 14.25 | 15.75 | V |
| Positive Supply Current | IDD | Outputs unloaded | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 10 | mA |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 12 |  |
| SWITCHING CHARACTERISTICS-All specifications are the same as for dual supplies. |  |  |  |  |  |  |

Note 2: Guaranteed by design. Not production tested.
Note 3: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {REF }}=10 \mathrm{kHz}, 10 \mathrm{~V}$ peak-to-peak sine wave.
Note 4: LOAD has a weak internal pull-up resistor to VDD.
Note 5: DAC switched from all 1 s to all 0 s , and all 0 s to all 1 s code.
Note 6: Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance.
Note 7: Slow rise and fall times are allowed on the digital inputs to facilitate the use of opto-couplers. Only timing for SCL is given because the other digital inputs should be stable when SCL transitions.

## Typical Operating Characteristics



DIFFERENTIAL NONLINEARITY vs. REFERENCE VOLTAGE


# CMOS, Quad, Serial-Interface 8-Bit DAC 

## Typical Operating Characteristics (continued)



Detailed Description
The MAX500 has four matched voltage-output digital-toanalog converters (DACs). The DACs are "inverted" R-2R ladder networks which convert 8 digital bits into equivalent analog output voltages in proportion to the applied reference voltage(s). Two DACs in the MAX500 have a separate reference input while the other two DACs share one reference input. A simplified circuit diagram of one of the four DACs is provided in Figure 1.


Figure 1. Simplified DAC Circuit Diagram

Vref Input
The voltage at the $\mathrm{V}_{\text {REF }}$ pins (pins 4, 12, and 13) sets the full-scale output of the DAC. The input impedance
of the Vref inputs is code dependent. The lowest value, approximately $11 \mathrm{k} \Omega$ ( $5.5 \mathrm{k} \Omega$ for $\mathrm{V}_{\mathrm{REF}} \mathrm{A} / \mathrm{B}$ ), occurs when the input code is 01010101 . The maximum value of infinity occurs when the input code is 00000000 . Because the input resistance at Vref is code dependent, the DAC's reference sources should have an output impedance of no more than $20 \Omega$ (no more than $10 \Omega$ for $\left.V_{\text {REFA }} / B\right)$. The input capacitance at $V_{\text {REF }}$ is also code dependent and typically varies from 15 pF to 35 pF ( 30 pF to 70 pF for $\mathrm{V}_{\text {Ref }} / \mathrm{B}$ ). Vouta, VoutB, VOUTC, and VOUTD can be represented by a digitally programmable voltage source as:

$$
\text { VOUT }=N_{b} \times V_{\text {REF }} / 256
$$

where $\mathrm{Nb}_{\mathrm{b}}$ is the numeric value of the DAC's binary input code.

Output Buffer Amplifiers
All voltage outputs are internally buffered by precision unity-gain followers, which slew at greater than $3 \mathrm{~V} / \mu \mathrm{s}$. When driving $2 \mathrm{k} \Omega$ in parallel with 100 pF with a full-scale transition ( 0 V to +10 V or +10 V to 0 V ), the output settles to $\pm 1 / 2$ LSB in less than $4 \mu \mathrm{~s}$. The buffers will also drive $2 \mathrm{k} \Omega$ in parallel with 500 pF to 10 V levels without oscillation. Typical dynamic response and settling performance of the MAX500 is shown in Figures 2 and 3.
A simplified circuit diagram of an output buffer is shown in Figure 4. Input common-mode range to AGND is provided by a PMOS input structure. The output circuitry incorporates a pull-down circuit to actively drive VOUT to within +15 mV of the negative supply (VSS). The buffer circuitry allows each DAC output to

## CMOS, Quad, Serial-Interface 8-Bit DAC



Figure 2. Positive and Negative Settling Times


Figure 3. Dynamic Response
sink, as well as source up to 5 mA . This is especially important in single-supply applications, where VSS is connected to AGND, so that the zero error is kept at or under 1/2LSB (VREF $=+10 \mathrm{~V}$ ). A plot of the Output Sink Current vs. Output Voltage is shown in the Typical Operating Characteristics section.

## Digital Inputs

and Interface Logic
The digital inputs are compatible with both TTL and 5V CMOS logic; however, the power-supply current (IDD) is somewhat dependent on the input logic level. Supply current is specified for TTL input levels (worst case) but is reduced (by about $150 \mu \mathrm{~A}$ ) when the logic inputs are driven near DGND or 4V above DGND.
Do not drive the digital inputs directly from CMOS logic running from a power supply exceeding 5V. When driv-


Figure 4. Simplified Output Buffer Circuit
ing SCL through an opto-isolator, use a Schmitt trigger to ensure fast SCL rise and fall times.
The MAX500 allows the user to choose between a 3 -wire serial interface and a 2 -wire serial interface. The choice between the 2 -wire and the 3 -wire interface is set by the $\overline{L O A D}$ signal. If the $\overline{L O A D}$ is allowed to float (it has a weak internal pull-up resistor to $V_{D D}$ ), the 2 -wire interface is selected. If the $\overline{L O A D}$ signal is kept to a TTL-logic high level, the 3-wire interface is selected.

## 3-Wire Interface

The 3-wire interface uses the classic Serial Data (SDA), Serial Clock (SCL), and LOAD signals that are used in standard shift registers. The data is clocked in on the falling edge of SCL until all 10 bits ( 8 data bits and 2 address bits) are entered into the shift register.

## CMOS, Quad, Serial-Interface 8-Bit DAC



Figure 5. 3-Wire Mode


Figure 6. 2-Wire Mode

# CMOS, Quad, Serial-Interface 8-Bit DAC 

A low level on $\overline{\text { LOAD }}$ line initiates the transfer of data from the shift register to the addressed input register. The data can stay in this register until all four of the input registers are updated. Then all of the DAC registers can be simultaneously updated using the $\overline{\text { LDAC }}$ (load DAC) signal. When LDAC is low, the input register's data is loaded into the DAC registers (see Figure 5 for timing diagram). This mode is cascadable by connecting Serial Output (SRO) to the second chip's SDA pin. The delay of the SRO pin from SCL does not cause setup/hold time violations, no matter how many MAX500s are cascaded. Restrict the voltage at LDAC and LOAD to +5.5 V for a logic high.

## 2-Wire Interface

The 2-wire interface uses SDA and SCL only. LOAD must be floating or tied to VDD. Each data frame ( 8 data bits and 2 address bits) is synchronized by a timing relationship between SDA and SCL (see Figure 6 for the timing diagram). Both SDA and SCL should normally be high when inactive. A falling edge of SDA (while SCL is high) followed by a falling edge of SCL (while SDA is low) is the start condition. This always loads a 0 into the first bit of the shift register. The shift register is extended to 11 bits so this "data" will not affect the input register information. The timing now follows the 3wire interface, except the SDA line is not allowed to change when SCL is high (this prevents the MAX500 from retriggering its start condition). After the last data bit is entered, the SDA line should go low (while the SCL line is low), then the SCL line should rise followed by the SDA line rising. This is defined as the stop condition, or end of frame.
Cascading the 2 -wire interface can be done, but the user must be careful of both timing and formatting. Timing must take into account the intrinsic delay of the SRO pin from the internally generated start/stop conditions. The ts2 value should be increased by n times tD1 (where $\mathrm{n}=$ number of cascaded MAX500s). The tLDS value should also be increased by n times $\mathrm{tD1}$. No other timing parameters need to be modified. A more serious concern is one of formatting. Generally, since each frame has a start/stop condition, each chip that has data cascaded through it will accept that data as if it were its own data. Therefore, to circumvent this limitation, the user should not generate a stop bit until all DACs have been loaded. For example, if there are three MAX500s cascaded in the 2 -wire mode, the data transfer should begin with a start condition, followed by 10 data bits, a zero bit, 10 data bits, a zero bit, 10 data bits, and then a stop condition. This will prevent each MAX500 from decoding the middle data for itself.

The data is entered into the shift register in the following order:

> A1 A0 D7 D6 D5 D4 D3 D2 D1 $\begin{gathered}\text { Airst) } \\ \text { (MSB) } \\ \text { (Last) }\end{gathered}$
where address bits A1 and A0 select which DAC register receives data from the internal shift register. Table 1 lists the channel addresses. D7 (MSB) through D0 is the data byte.
Since $\overline{\text { LDAC }}$ is asynchronous with respect to SCL, SDA, and LOAD, care must be taken to assure that incorrect data is not latched through to the DAC registers. If the 3 -wire serial interface is used, $\overline{\text { LDAC }}$ can be either tied low permanently or tied to LOAD as long as tLDS is always maintained. However, if the 2 -wire interface is used, LDAC should not fall before the stop condition is internally detected. (This is the reason for the tLDS delay of LDAC after the last rising edge of SDA.)

## Table 1. DAC Addressing

| A1 | A0 | SELECTED INPUT REGISTER |
| :---: | :---: | :---: |
| L | L | DAC A Input Register |
| L | H | DAC B Input Register |
| H | L | DAC C Input Register |
| H | H | DAC D Input Register |

Table 2. Logic Input Truth Table

| SCL | SDA | $\overline{\text { LOAD }}$ | $\overline{\text { LDAC }}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| F | Data | VDD | H | Latching data into <br> shift register (2W) |
| H | Data | VDD | H | Data should not be <br> changing (2W) |
| L | X | VDD | H | Data is allowed to <br> change (2W) |
| F | Data | M | H | Latching data into <br> shift register (3W) |
| H | X | M | H | Data is allowed to <br> change (3W) |
| L | X | M | H | Data is allowed to <br> change (3W) |
| H | X | L | H | Loads input register <br> from shift register (3W) |
| H | X | L | L | DAC register reflects <br> data held in their respective <br> input registers |

Notes:

| $H=$ Logic High | $2 W=2-$ Wire |
| :--- | :--- |
| $L=$ Logic Low | $3 W=3$-Wire |
| $M=T$ Logic High | $F=$ Falling Edge |
| $X=$ Don't Care |  |

## CMOS, Quad, Serial-Interface 8-Bit DAC

The SRO output swings from VDD to DGND. Cascading to other MAX500s poses no problem. If SRO is used to drive a TTL-compatible input, use a clamp diode between TTL +5 V and $\mathrm{V}_{\mathrm{DD}}$ and the current-limiting resistor to prevent potential latchup problems with the 5 V supply.
Table 2 shows the truth table for SDA, SCL, $\overline{\mathrm{LOAD}}$, and LDAC operation. Figures 5 and 6 show the timing diagrams for the MAX500.

## Applications Information

## Power-Supply and Reference Operating Ranges

The MAX500 is fully specified to operate with VDD between $+12 \mathrm{~V} \pm 5 \%$ and $+15 \mathrm{~V} \pm 10 \%(+11.4 \mathrm{~V}$ to +16.5 V ), and with VSS from 0 V to -5.5 V . 8-bit performance is also guaranteed for single-supply operation $(\mathrm{VSS}=0 \mathrm{~V})$, however, zero-code error is reduced when V Ss is -5 V (see Output Buffer Amplifiers section).
For an adequate DAC and buffer operating range, the VREF voltage must always be at least 4V below VDD. The MAX500 is specified to operate with a reference input range of +2 V to $\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}$.

Ground Management Digital or AC transient signals between AGND and DGND will create noise at the analog outputs. It is recommended that AGND and DGND be tied together at the DAC and that this point be tied to the highest quality ground available. If separate ground buses are used, then two clamp diodes (1N914 or equivalent) should be connected between AGND and DGND to keep the two


Figure 7. Suggested MAX500 PC Board Layout for Minimizing Crosstalk
ground buses within one diode drop of each other. To avoid parasitic device turn-on, AGND must not be allowed to be more negative than DGND. DGND should be used as supply ground for bypassing purposes.


Figure 8. MAX500 Unipolar Output Circuit


Figure 9. Bipolar Output Circuit

## CMOS, Quad, Serial-Interface 8-Bit DAC

Table 3. Unipolar Code Table

| DAC CONTENTS |  | ANALOG OUTPUT |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | $+\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 1000 | 0001 | $+\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 1000 | 0000 | $+V_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{V_{\text {REF }}}{2}$ |
| 0111 | 1111 | $+\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 0000 | 0001 | $+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 0000 | 0000 | OV |

Note: 1 LSB $=\left(\mathrm{V}_{\text {REF }}\right)\left(2^{-8}\right)=+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$
Careful PC board ground layout techniques should be used to minimize crosstalk between DAC outputs, the reference input(s), and the digital inputs. This is particularly important if the reference is driven from an AC source. Figure 7 shows suggested PC board layouts for minimizing crosstalk.

## Unipolar Output

In unipolar operation, the output voltages and the reference input(s) are the same polarity. The unipolar circuit configuration is shown in Figure 8 for the MAX500. The device can be operated from a single supply with a slight increase in zero error (see Output Buffer Amplifiers section). To avoid parasitic device turn-on, the voltage at $V_{\text {REF }}$ must always be positive with respect to AGND. The unipolar code table is given in Table 3.

Bipolar Output
Each DAC output may be configured for bipolar operation using the circuit in Figure 9. One op amp and two resistors are required per channel. With R1 = R2:
VoUT = VREF (2DA - 1)
where $D_{A}$ is a fractional representation of the digital word in Register A.
Table 4 shows the digital code versus output voltage for the circuit in Figure 9.

Table 4. Bipolar Code Table

| DAC CONTENTS |  | ANALOG <br> OUTPUT |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | $+V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 1000 | 0001 | 0 V |
| 1000 | 0000 | $-V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 0111 | 1111 | $-V_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 0000 | 0001 | $-V_{\text {REF }}\left(\frac{128}{128}\right)=-V_{\text {REF }}$ |
| 0000 | 0000 |  |

Note: $1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REF }}\right)\left(2^{-8}\right)=+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$


Figure 10. AGND Bias Circuit
Offsetting AGND
AGND can be biased above DGND to provide an arbitrary nonzero output voltage for a "zero" input code. This is shown in Figure 10. The output voltage at VOUTA is:

$$
\text { VOUTA }=\mathrm{V}_{\mathrm{BIAS}}+\mathrm{DA}_{\mathrm{A}} \mathrm{~V}_{\mathrm{IN}}
$$

where $D_{A}$ is a fractional representation of the digital input word. Since AGND is common to all four DACs, all outputs will be offset by $\mathrm{V}_{\text {BIAS }}$ in the same manner. Since AGND current is a function of the four DAC codes, it should be driven by a low-impedance source. VBIAS must be positive.

## CMOS, Quad, Serial-Interface 8-Bit DAC

## Using an AC Reference

 In applications where $V_{\text {REF }}$ has AC signal components, the MAX500 has multiplying capability within the limits of the VREF input range specifications. Figure 11 shows a technique for applying a sine-wave signal to the reference input, where the AC signal is biased up before being applied to $V_{\text {REF. }}$. Output distortion is typically less than $0.1 \%$ with input frequencies up to 50 kHz , and the typical -3dB frequency is 700 kHz . Note that $\mathrm{V}_{\text {REF }}$ must never be more negative than AGND.
## Generating Vss

The performance of the MAX500 is specified for both dual and single-supply ( $\mathrm{V} S S=0 \mathrm{~V}$ ) operation. When the improved performance of dual-supply operation is desired, but only a single supply is available, a -5 V VSS supply can be generated using an ICL7660 in one of the circuits of Figure 12.

## Digital Interface Applications

 Figures 13 through 16 show examples of interfacing the MAX500 to most popular microprocessors.

Figure 11. AC Reference Input Circuit


Figure 12. Generating -5V for $V_{S S}$


Figure 13. 80C51 Interface


Figure 14. Z-80 with Z8420 PIO Interface

CMOS, Quad, Serial-Interface, 8-Bit DAC


Figure 15. 8085/8088 with Programmable Peripheral Interface

Pin Configurations (continued)



Figure 16. 6809/6502 Interface


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

[^0]Printed USA
תVユXINI is a registered trademark of Maxim Integrated Products.


[^0]:    © 1996 Maxim Integrated Products

