# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 


#### Abstract

General Description The MAX5590-MAX5595 octal, 12/10/8-bit, voltage-output digital-to-analog converters (DACs) offer buffered outputs and a $3 \mu s$ maximum settling time at the 12 -bit level. The DACs operate from a +2.7 V to +5.25 V analog supply and a separate +1.8 V to +5.25 V digital supply. The 20 MHz 3 -wire serial interface is compatible with SPITM, QSPI ${ }^{\text {TM }}$, MICROWIRE ${ }^{\text {TM }}$, and digital signal processor (DSP) protocol applications. Multiple devices can share a common serial interface in direct-access or daisy-chained configuration. The MAX5590-MAX5595 provide two multifunction, user-programmable, digital I/O ports. The externally selectable power-up states of the DAC outputs are either zero scale, midscale, or full scale. Software-selectable FAST and SLOW settling modes decrease settling time in FAST mode, or reduce supply current in SLOW mode. The MAX5590/MAX5591 are 12-bit DACs, the MAX5592/ MAX5593 are 10-bit DACs, and the MAX5594/ MAX5595 are 8-bit DACs. The MAX5590/MAX5592/ MAX5594 provide unity-gain-configured output buffers, while the MAX5591/MAX5593/MAX5595 provide force-sense-configured output buffers. The MAX5590MAX5595 are specified over the extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range, and are available in spacesaving 24-pin and 28 -pin TSSOP packages.


Applications
Portable Instrumentation
Automatic Test Equipment (ATE)
Digital Offset and Gain Adjustment
Automatic Tuning
Programmable Voltage and Current Sources
Programmable Attenuators
Industrial Process Controls
Motion Control
Microprocessor ( $\mu \mathrm{P}$ )-Controlled Systems
Power Amplifier Control
Fast Parallel-DAC to Serial-DAC Upgrades

- Octal, 12/10/8-Bit Serial DACs in TSSOP Packages
- $3 \mu \mathrm{~s}$ (max) 12-Bit Settling Time to 1/2 LSB
- Integral Nonlinearity:

1 LSB (max) MAX5590/MAX5591 A-Grade (12-Bit)
1 LSB (max) MAX5592/MAX5593 (10-Bit)
1/2 LSB (max) MAX5594/MAX5595 (8-Bit)

- Guaranteed Monotonic, $\pm 1$ LSB (max) DNL
- Two User-Programmable Digital I/O Ports
- Single +2.7V to +5.25V Analog Supply
- +1.8V to AVDD Digital Supply
- 20MHz, 3-Wire, SPI-/QSPI-/MICROWIRE-/DSPCompatible Serial Interface
- Glitch-Free Outputs Power Up to Zero Scale, Midscale, or Full Scale Controlled by PU Pin
- Unity-Gain or Force-Sense-Configured Output Buffers

Features

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX5590AEUG ${ }^{\star}{ }^{*}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX5590BEUG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX5591AEUI $+^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP |
| MAX5591BEUI + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP |
| MAX5592EUG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX5593EUI+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP |
| MAX5594EUG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX5595EUI + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP |

*Future product—contact factory for availability. Specifications are preliminary
+Denotes a lead(Pb)-free/RoHS-compliant package.

Selector Guide and Pin Configurations appear at end of data sheet.

SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

## ABSOLUTE MAXIMUM RATINGS

AVDD to DVDD....................................................................... $\pm 6 \mathrm{~V}$
AGND to DGND .................................................................. $\pm 0.3 \mathrm{~V}$
AV ${ }_{D D}$ to AGND, DGND.............................................-0.3V to +6 V
DVDD to AGND, DGND ............................................-0.3V to +6 V
FB_, OUT_,
REF to AGND ........-0.3V to the lower of ( AV DD +0.3 V ) or +6 V SCLK, DIN, $\overline{\mathrm{CS}}, \mathrm{PU}$,
$\overline{\mathrm{DSP}}$ to DGND .......-0.3V to the lower of ( $\mathrm{DV} \mathrm{VDD}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) or +6 V UPIO1, UPIO2
to DGND ...............-0.3V to the lower of ( $\mathrm{DV} \mathrm{VD}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) or +6 V
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( AV DD $=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to AV DD, $\mathrm{V}_{\mathrm{AGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ (for AV DD $=2.7 \mathrm{~V}$ to 5.25 V ), $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V}$ (for $A V_{D D}=4.5 \mathrm{~V}$ to 5.25 V$), R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)
(Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |  |
| Resolution | N | MAX5590/MAX5591 |  | 12 |  |  | Bits |
|  |  | MAX5592/MAX5593 |  | 10 |  |  |  |
|  |  | MAX5594/MAX5595 |  | 8 |  |  |  |
| Integral Nonlinearity | INL | $V_{\text {REF }}=2.5 \mathrm{~V}$ at <br> $A V_{D D}=2.7 \mathrm{~V}$ and <br> $V_{\text {REF }}=4.096 \mathrm{~V}$ at <br> $A V_{D D}=5.25 \mathrm{~V}$ <br> (Note 2) | MAX5590A/MAX5591A (12-bit) |  |  | $\pm 1$ | LSB |
|  |  |  | MAX5590B/MAX5591B (12-bit) |  | $\pm 2$ | $\pm 4$ |  |
|  |  |  | MAX5592/MAX5593 (10-bit) |  | $\pm 0.5$ | $\pm 1$ |  |
|  |  |  | MAX5594/MAX5595 (8-bit) |  | $\pm 0.125$ | $\pm 0.5$ |  |
| Differential Nonlinearity | DNL | Guaranteed mono | nic (Note 2) |  |  | $\pm 1$ | LSB |
| Offset Error | Vos | MAX5590A/MAX5591A (12-bit), decimal code $=40$ |  |  |  | $\pm 5$ | mV |
|  |  | MAX5590B/MAX5591B (12-bit), decimal code $=40$ |  |  | $\pm 5$ | $\pm 25$ |  |
|  |  | MAX5592/MAX5593 (10-bit), decimal code $=10$ |  |  | $\pm 5$ | $\pm 25$ |  |
|  |  | MAX5594/MAX5595 (8-bit), decimal code $=3$ |  |  | $\pm 5$ | $\pm 25$ |  |
| Offset-Error Drift |  |  |  |  | 5 |  | ppm of FS/ $/{ }^{\circ} \mathrm{C}$ |
| Gain Error | GE | Full-scale output | MAX5590A/MAX5591A (12-bit) |  |  | $\pm 4$ | LSB |
|  |  |  | MAX5590B/MAX5590B (12-bit) |  | $\pm 20$ | $\pm 40$ |  |
|  |  |  | MAX5592/MAX5593 (10-bit) |  | $\pm 5$ | $\pm 10$ |  |
|  |  |  | MAX5594/MAX5595 (8-bit) |  | $\pm 2$ | $\pm 3$ |  |
| Gain-Error Drift |  |  |  |  | 1 |  | ppm of FS/ $/{ }^{\circ} \mathrm{C}$ |

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=2.7 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to AV DD, $\mathrm{V}_{\mathrm{AGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ (for AV DD $=2.7 \mathrm{~V}$ to 5.25 V ), $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V}$ (for $A V_{D D}=4.5 \mathrm{~V}$ to 5.25 V ), $R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :--- | :---: | :---: | :---: | UNITS

DAC OUTPUT CHARACTERISTICS

| Output Voltage Noise |  | SLOW mode, full scale | Unity gain | 85 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Force sense | 67 |  |  |
|  |  | FAST mode, full scale | Unity gain | 140 |  |  |
|  |  |  | Force sense | 110 |  |  |
| Output Voltage Range (Note 3) |  | Unity-gain output |  | 0 | AVDD | V |
|  |  | Force-sense output |  | 0 | $\mathrm{AV}_{\mathrm{DD}} / 2$ |  |
| DC Output Impedance |  |  |  | 38 |  | $\Omega$ |
| Short-Circuit Current |  | $A V_{\text {DD }}=5 \mathrm{~V}, \mathrm{OUT}_{\text {_ }}$ to AGND, full scale, FAST mode |  | 57 |  | mA |
|  |  | $A V_{D D}=3 \mathrm{~V}$, OUT_ to AGND, full scale, FAST mode |  | 45 |  |  |
| Power-Up Time |  | From V ${ }_{\text {DD }}$ applied until interface is functional |  | 30 | 60 | $\mu \mathrm{s}$ |
| Wake-Up Time |  | Coming out of shutdown, outputs settled |  | 40 |  | $\mu \mathrm{s}$ |
| Output OUT_ and FB_ Open-Circuit Leakage Current |  | Programmed in shutdown mode, force-sense outputs only |  | 0.01 |  | $\mu \mathrm{A}$ |
| DIGITAL OUTPUTS (UPIO_) |  |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE $=2 \mathrm{~mA}$ |  | $\begin{gathered} \text { DVDD - } \\ 0.5 \end{gathered}$ |  | V |
| Output Low Voltage | VOL | ISINK $=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| DIGITAL INPUTS (SCLK, $\overline{\mathbf{C S}}$, DIN, $\overline{\mathbf{D S P}}$, UPIO_) |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | DVDD $\geq 2.7 \mathrm{~V}$ |  | 2.4 |  | V |
|  |  | DV $\mathrm{DD}<2.7 \mathrm{~V}$ |  | $\begin{aligned} & 0.7 \times \\ & D V_{D D} \end{aligned}$ |  |  |
| Input Low Voltage | VIL | DV ${ }_{\text {DD }}>3.6 \mathrm{~V}$ |  |  | 0.8 | V |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{DV}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ |  |  | 0.6 |  |
|  |  | DV ${ }_{\text {D }}<2.7 \mathrm{~V}$ |  |  | 0.2 |  |
| Input Leakage Current | IIN |  |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  | 10 |  | pF |

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=2.7 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to AV DD, $\mathrm{V}_{\mathrm{AGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ (for AV DD $=2.7 \mathrm{~V}$ to 5.25 V ), $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V}$ (for $A V_{D D}=4.5 \mathrm{~V}$ to 5.25 V ), $R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MA}} \mathrm{X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU INPUT |  |  |  |  |  |  |  |
| Input High Voltage | VIH-PU |  |  | DVDD 200mV |  |  | V |
| Input Low Voltage | VIL-PU |  |  |  |  | 200 | mV |
| Input Leakage Current | IIn-PU | PU still a tri-sta | idered unconnected when connected to s |  |  | $\pm 200$ | nA |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |
| Voltage-Output Slew | SR | FAST mode |  |  | 3.6 |  | V/us |
| Rate |  | SLOW mode |  | 1.6 |  |  |  |
| Voltage-Output Settling Time (Note 5) |  | FAST mode | MAX5590/MAX5591 from code 322 to code 4095 to 1/2 LSB |  | 2 | 3 | $\mu \mathrm{s}$ |
|  |  |  | MAX5592/MAX5593 from code 10 to code 1023 to 1/2 LSB |  | 1.5 | 3 |  |
|  |  |  | MAX5594/MAX5595 from code 3 to code 255 to 1/2 LSB |  | 1 | 2 |  |
|  |  | SLOW mode | MAX5590/MAX5591 from code 322 to code 4095 to 1/2 LSB |  | 3 | 6 |  |
|  |  |  | MAX5592/MAX5593 from code 10 to code 1023 1/2 LSB |  | 2.5 | 6 |  |
|  |  |  | MAX5594/MAX5595 from code 3 to code 255 to 1/2 LSB |  | 2 | 4 |  |
| FB_ Input Voltage |  |  |  | 0 |  | $V_{\text {REF }} / 2$ | V |
| FB_ Input Current |  |  |  |  |  | 0.1 | $\mu \mathrm{A}$ |
| Reference -3dB <br> Bandwidth (Note 6) |  | Unity gain |  |  | 200 |  | kHz |
|  |  | Force sense |  | 150 |  |  |  |
| Digital Feedthrough |  | $\overline{\mathrm{CS}}=\mathrm{DV}$ DD, code $=$ zero scale, any digital input from 0 to DVDD and DV $D$ to $0, f=100 \mathrm{kHz}$ |  | 0.1 |  |  | nV-s |
| Digital-to-Analog Glitch Impulse |  | Major carry transition |  | 2 |  |  | nV-s |
| DAC-to-DAC Crosstalk |  | (Note 4) |  | 15 |  |  | nV -s |

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## ELECTRICAL CHARACTERISTICS (continued)

( AV DD $=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{DV}$ DD $=1.8 \mathrm{~V}$ to $\mathrm{AV}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{AGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ (for AV DD $=2.7 \mathrm{~V}$ to 5.25 V ), $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V}$ (for $A V_{D D}=4.5 \mathrm{~V}$ to 5.25 V$), R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Analog Supply Voltage Range | $A V_{D D}$ |  |  | 2.70 |  | 5.25 | V |
| Digital Supply Voltage Range | DV ${ }_{\text {DD }}$ |  |  | 1.8 |  | $A V_{D D}$ | V |
| Operating Supply Current | $\begin{gathered} \text { IAVDD } \\ + \\ \text { IDVDD } \end{gathered}$ | SLOW mode, all digital inputs at DGND or DVDD, no load, $V_{\text {REF }}=4.096 \mathrm{~V}$ | Unity gain |  | 1.5 | 3.2 | mA |
|  |  |  | Force sense |  | 2.4 | 4.8 |  |
|  |  | FAST mode, all digital inputs at DGND or DVDD, no load, $V_{\text {REF }}=4.096 \mathrm{~V}$ | Unity gain |  | 2.5 | 8 |  |
|  |  |  | Force sense |  | 3.4 | 8 |  |
| Shutdown Supply Current | $\begin{gathered} \text { IAVDD(SHDN) } \\ + \\ { }^{\mathrm{IDVDD}(\mathrm{SHDN})} \\ \hline \end{gathered}$ | No clocks, all digital inputs at DGND or DVDD, all DACs in shutdown mode |  |  | 0.5 | 1 | $\mu \mathrm{A}$ |

Note 1: For the force-sense versions, FB_ is connected to its respective OUT_. VOUT (max) = VREF / 2, unless otherwise noted.
Note 2: Linearity guaranteed from decimal code 40 to code 4095 for the MAX5590B/MAX5591B (12-bit, B-grade), code 10 to code 1023 for the MAX5592/MAX5593 (10-bit), and code 3 to code 255 for the MAX5594/MAX5595 (8-bit).
Note 3: Represents the functional range. The linearity is guaranteed at $\mathrm{VREF}=2.5 \mathrm{~V}$ (for AVDD from 2.7 V to 5.25 V ), and $\mathrm{VREF}=$ 4.096 V (for $\mathrm{AV} \mathrm{DD}=4.5 \mathrm{~V}$ to 5.25 V ). See the Typical Operating Characteristics section for linearity at other voltages.

Note 4: DC crosstalk is measured as follows: outputs of DACA-DACH are set to full scale and the output of DACH is measured. While keeping DACH unchanged, the outputs of DACA-DACG are transitioned to zero scale and the $\triangle$ VOUT of DACH is measured.
Note 5: Guaranteed by design.
Note 6: The reference -3dB bandwidth is measured with a 0.1VP-P sine wave on VREF and with full-scale input code.

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

TIMING CHARACTERISTICS—DSP Mode Disabled (3V, 3.3V, 5V Logic) (Figure 1)
( $D V_{D D}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | fSCLK | 2.7 V < DV ${ }_{\text {DD }}<5.25 \mathrm{~V}$ |  | 20 | MHz |
| SCLK Pulse-Width High | tch | (Note 7) | 20 |  | ns |
| SCLK Pulse-Width Low | tCL | (Note 7) | 20 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tCSS |  | 10 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcse |  | 5 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Setup | tcso |  | 10 |  | ns |
| DIN to SCLK Rise Setup Time | tDS |  | 12 |  | ns |
| DIN to SCLK Rise Hold Time | tDH |  | 5 |  | ns |
| SCLK Rise to DOUTDC1 Valid Propagation Delay | tDO1 | $\mathrm{CL}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{UPIO}_{-}=$DOUTDC1 mode |  | 30 | ns |
| SCLK Fall to DOUT_ Valid Propagation Delay | tDO2 | $C_{L}=20 \mathrm{pF}, \text { UPIO_ }_{-}=\text {DOUTDCO or DOUTRB }$ mode |  | 30 | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold Time | tCS1 | MICROWIRE and SPI modes 0 and 3 | 10 |  | ns |
| $\overline{\mathrm{CS}}$ Pulse-Width High | tcsw |  | 45 |  | ns |
| UPIO_TIMING CHARACTERISTICS |  |  |  |  |  |
| DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes | tDOZ | $C_{L}=20 \mathrm{pF}$, from end of write cycle to UPIO_ in high impedance |  | 100 | ns |
| DOUTRB Tri-State Time from $\overline{\mathrm{CS}}$ Rise | tDRBZ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, from rising edge of $\overline{\mathrm{CS}}$ to UPIO_ in high impedance |  | 20 | ns |
| DOUTRB Tri-State Enable Time from 8th SCLK Rise | tZEN | $C L=20 \mathrm{pF}$, from 8th rising edge of SCLK to UPIO_ driven out of tri-state | 0 |  | ns |
|  | tLDL | Figure 5 | 20 |  | ns |
| LDAC Effective Delay | tLDS | Figure 6 | 100 |  | ns |
| $\overline{\mathrm{CLR}}$, MID, $\overline{\text { SET Pulse-Width Low }}$ | tCMS | Figure 5 | 20 |  | ns |
| GPO Output Settling Time | tGP | Figure 6 |  | 100 | ns |
| GPO Output High-Impedance Time | tGPZ |  |  | 100 | ns |

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

TIMING CHARACTERISTICS—DSP Mode Disabled (1.8V Logic) (Figure 1)
( $D V_{D D}=1.8 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | fSCLK | 1.8 V < DV ${ }_{\text {DD }}<5.25 \mathrm{~V}$ |  | 10 | MHz |
| SCLK Pulse-Width High | tch | (Note 7) | 40 |  | ns |
| SCLK Pulse-Width Low | tCL | (Note 7) | 40 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tcss |  | 20 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcsi |  | 0 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Setup | tcso |  | 10 |  | ns |
| DIN to SCLK Rise Setup Time | tDs |  | 20 |  | ns |
| DIN to SCLK Rise Hold Time | tD ${ }^{\text {d }}$ |  | 5 |  | ns |
| SCLK Rise to DOUTDC1 Valid Propagation Delay | tDO1 | $\mathrm{CL}_{\mathrm{L}}=20 \mathrm{pF}$, UPIO_ = DOUTDC1 mode |  | 60 | ns |
| SCLK Fall to DOUT_ Valid Propagation Delay | tDO2 | $C_{L}=20 \mathrm{pF}$, UPIO_ $^{=}$DOUTDC0 or DOUTRB mode |  | 60 | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold Time | tCS1 | MICROWIRE and SPI modes 0 and 3 | 20 |  | ns |
| $\overline{\mathrm{CS}}$ Pulse-Width High | tcsw |  | 90 |  | ns |
| UPIO_ TIMING CHARACTERISTICS |  |  |  |  |  |
| DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes | tDOZ | $C_{L}=20 \mathrm{pF}$, from end of write cycle to UPIO_ in high impedance |  | 200 | ns |
| DOUTRB Tri-State Time from $\overline{\mathrm{CS}}$ Rise | tDRBZ | $\mathrm{CL}_{\mathrm{L}}=20 \mathrm{pF}$, from rising edge of $\overline{\mathrm{CS}}$ to UPIO_ in high impedance |  | 40 | ns |
| DOUTRB Tri-State Enable Time from 8th SCLK Rise | tZEN | $C L=20 \mathrm{pF}$, from 8th rising edge of SCLK to UPIO_ driven out of tri-state | 0 |  | ns |
| LDAC Pulse-Width Low | tLDL | Figure 5 | 40 |  | ns |
| LDAC Effective Delay | tLDS | Figure 6 | 200 |  | ns |
| $\overline{\mathrm{CLR}}$, $\overline{\mathrm{MID}}$, $\overline{\text { SET }}$ Pulse-Width Low | tCMS | Figure 5 | 40 |  | ns |
| GPO Output Settling Time | tGP | Figure 6 |  | 200 | ns |
| GPO Output High-Impedance Time | tGPZ |  |  | 200 | ns |

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

TIMING CHARACTERISTICS—DSP Mode Enabled (3V, 3.3V, 5V Logic) (Figure 2)
( $D V_{D D}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | fSCLK | 2.7 V < DV ${ }_{\text {DD }}<5.25 \mathrm{~V}$ |  | 20 | MHz |
| SCLK Pulse-Width High | tch | (Note 7) | 20 |  | ns |
| SCLK Pulse-Width Low | tCL | (Note 7) | 20 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Fall Setup Time | tcss |  | 10 |  | ns |
| $\overline{\text { DSP Fall to SCLK Fall Setup Time }}$ | tDSS |  | 10 |  | ns |
| SCLK Fall to $\overline{\mathrm{CS}}$ Rise Hold Time | tCSH |  | 5 |  | ns |
| SCLK Fall to $\overline{C S}$ Fall Delay | tcso |  | 10 |  | ns |
| SCLK Fall to $\overline{\text { DSP }}$ Fall Delay | tDSo |  | 10 |  | ns |
| DIN to SCLK Fall Setup Time | tDS |  | 12 |  | ns |
| DIN to SCLK Fall Hold Time | tD ${ }^{\text {d }}$ |  | 5 |  | ns |
| SCLK Rise to DOUT_ Valid Propagation Delay | tDO1 | $C_{L}=20 \mathrm{pF}$, UPIO_ $_{-}=$DOUTDC1 or DOUTRB mode |  | 30 | ns |
| SCLK Fall to DOUT_ Valid Propagation Delay | tDO2 | $\mathrm{CL}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{UPIO}_{-}=$DOUTDC0 mode |  | 30 | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Fall Hold Time | tCS1 | MICROWIRE and SPI modes 0 and 3 | 10 |  | ns |
| $\overline{\text { CS Pulse-Width High }}$ | tcsw |  | 45 |  | ns |
| $\overline{\text { DSP Pulse-Width High }}$ | tDSW |  | 20 |  | ns |
| $\overline{\text { DSP Pulse-Width Low }}$ | tDSPWL | (Note 8) | 20 |  | ns |
| UPIO_ TIMING CHARACTERISTICS |  |  |  |  |  |
| DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes | tDOZ | $C_{L}=20 \mathrm{pF}$, from end of write cycle to UPIO_ in high impedance |  | 100 | ns |
| DOUTRB Tri-State Time from $\overline{\mathrm{CS}}$ Rise | tDRBZ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, from rising edge of $\overline{\mathrm{CS}}$ to UPIO_ in high impedance |  | 20 | ns |
| DOUTRB Tri-State Enable Time from 8th SCLK Fall | tZEN | $C L=20 p F$, from 8th falling edge of SCLK to UPIO_ driven out of tri-state | 0 |  | ns |
| $\overline{\text { LDAC Pulse-Width Low }}$ | tLDL | Figure 5 | 20 |  | ns |
| $\overline{\text { LDAC Effective Delay }}$ | tLDS | Figure 6 | 100 |  | ns |
| $\overline{\mathrm{CLR}}$, $\overline{\mathrm{MID}}, \overline{\text { SET Pulse-Width Low }}$ | tCMS | Figure 5 | 20 |  | ns |
| GPO Output Settling Time | tGP | Figure 6 |  | 100 | ns |
| GPO Output High-Impedance Time | tGPZ |  |  | 100 | ns |

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## TIMING CHARACTERISTICS—DSP Mode Enabled (1.8V Logic) (Figure 2)

( DV DD $=1.8 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | fsCLK | 1.8 V < DV ${ }_{\text {DD }}<5.25 \mathrm{~V}$ |  | 10 | MHz |
| SCLK Pulse-Width High | tch | (Note 7) | 40 |  | ns |
| SCLK Pulse-Width Low | tcL | (Note 7) | 40 |  | ns |
| $\overline{\overline{C S}}$ Fall to SCLK Fall Setup Time | tCSS |  | 20 |  | ns |
| $\overline{\text { DSP Fall to SCLK Fall Setup Time }}$ | tDSS |  | 20 |  | ns |
| SCLK Fall to $\overline{\mathrm{CS}}$ Rise Hold Time | tCSH |  | 0 |  | ns |
| SCLK Fall to $\overline{C S}$ Fall Delay | tcso |  | 10 |  | ns |
| SCLK Fall to $\overline{\text { DSP }}$ Fall Delay | tDS0 |  | 15 |  | ns |
| DIN to SCLK Fall Setup Time | tDS |  | 20 |  | ns |
| DIN to SCLK Fall Hold Time | tD |  | 5 |  | ns |
| SCLK Rise to DOUT_ Valid Propagation Delay | tDO1 | $C_{L}=20 \mathrm{pF}$, UPIO_ $_{-}=$DOUTDC1 or DOUTRB mode |  | 60 | ns |
| SCLK Fall to DOUT_ Valid Propagation Delay | tDO2 | CL $=20 \mathrm{pF}, \mathrm{UPIO}_{-}=$DOUTDC0 mode |  | 60 | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Fall Hold Time | tCS1 | MICROWIRE and SPI modes 0 and 3 | 20 |  | ns |
| $\overline{\overline{C S}}$ Pulse-Width High | tcsw |  | 90 |  | ns |
| $\overline{\text { DSP Pulse-Width High }}$ | tDSW |  | 40 |  | ns |
| $\overline{\text { DSP Pulse-Width Low }}$ | tDSPWL | (Note 8) | 40 |  | ns |
| UPIO_ TIMING CHARACTERISTICS |  |  |  |  |  |
| DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes | tDOZ | $C_{L}=20 \mathrm{pF}$, from end of write cycle to UPIO_ in high impedance |  | 200 | ns |
| DOUTRB Tri-State Time from $\overline{\mathrm{CS}}$ Rise | tDRBZ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, from rising edge of $\overline{\mathrm{CS}}$ to UPIO_ in high impedance |  | 40 | ns |
| DOUTRB Tri-State Enable Time from 8th SCLK Fall | tZEN | $C_{L}=20 \mathrm{pF}$, from 8th falling edge of SCLK to UPIO_ driven out of tri-state | 0 |  | ns |
| LDAC Pulse-Width Low | tLDL | Figure 5 | 40 |  | ns |
| $\overline{\text { LDAC Effective Delay }}$ | tLDS | Figure 6 | 200 |  | ns |
| $\overline{\mathrm{CLR}}$, $\overline{\mathrm{MID}}$, $\overline{\text { SET Pulse-Width Low }}$ | tCMS | Figure 5 | 40 |  | ns |
| GPO Output Settling Time | tGP | Figure 6 |  | 200 | ns |
| GPO Output High-Impedance Time | tGPZ |  |  | 200 | ns |

Note 7: In some daisy-chain modes, data is required to be clocked in on one clock edge and the shifted data clocked out on the following edge. In the case of a $1 / 2$ clock-period delay, it is necessary to increase the minimum high/low clock times to $25 n s$ $(2.7 \mathrm{~V})$ or $50 \mathrm{~ns}(1.8 \mathrm{~V})$.
Note 8: The falling edge of $\overline{\mathrm{DSP}}$ starts a DSP-type bus cycle, provided that $\overline{\mathrm{CS}}$ is also active low to select the device. $\overline{\mathrm{DSP}}$ active low and $\overline{\mathrm{CS}}$ active low must overlap by a minimum of $10 \mathrm{~ns}(2.7 \mathrm{~V})$ or $20 \mathrm{~ns}(1.8 \mathrm{~V}) . \overline{\mathrm{CS}}$ can be permanently low in this mode of operation.

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

$\left(A V_{D D}=D V_{D D}=5 \mathrm{~V}, V_{R E F}=4.096 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}\right.$, speed mode $=\mathrm{FAST}, \mathrm{PU}=$ unconnected, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


DIFFERENTIAL NONLINEARITY vs. DIGITAL INPUT CODE (12-BIT)


INTEGRAL NONLINEARITY vs. REFERENCE VOLTAGE (12-BIT)



DIFFERENTIAL NONLINEARITY
vs. DIGITAL INPUT CODE (10-BIT)


DIFFERENTIAL NONLINEARITY
vs. REFERENCE VOLTAGE (12-BIT)


INTEGRAL NONLINEARITY vs. DIGITAL INPUT CODE (8-BIT)


DIFFERENTIAL NONLINEARITY vs. DIGITAL INPUT CODE (8-BIT)


INTEGRAL NONLINEARITY
vs. TEMPERATURE (12-BIT)


# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## Typical Operating Characteristics (continued)

$\left(A V_{D D}=D V_{D D}=5 \mathrm{~V}, V_{R E F}=4.096 \mathrm{~V}, R \mathrm{R}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}\right.$, speed mode $=F A S T, P U=$ unconnected, $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs



250ns/div


400ns/div

SETTLING TIME NEGATIVE





400 $\mu \mathrm{s} /$ div

DAC-TO-DAC CROSSTALK

$10 \mu \mathrm{~s} / \mathrm{div}$

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX5590 MAX5592 MAX5594 | MAX5591 <br> MAX5593 <br> MAX5595 |  |  |
| 1 | 1 | AV ${ }_{\text {DD }}$ | Analog Supply |
| 2 | 2 | AGND | Analog Ground |
| 3 | 3 | OUTA | DACA Output |
| 4, 8, 17, 21 | - | N.C. | No Connection. Not internally connected. |
| 5 | 6 | OUTB | DACB Output |
| 6 | 7 | OUTC | DACC Output |
| 7 | 10 | OUTD | DACD Output |
| 9 | 11 | $\overline{\mathrm{CS}}$ | Active-Low Chip-Select Input |
| 10 | 12 | SCLK | Serial Clock Input |
| 11 | 13 | DIN | Serial Data Input |
| 12 | 14 | $\overline{\text { DSP }}$ | Clock Enable. Connect $\overline{\mathrm{DSP}}$ to $\mathrm{DV}_{\text {DD }}$ at power-up to transfer data on the rising edge of SCLK. Connect $\overline{\mathrm{DSP}}$ to GND to transfer data on the falling edge of SCLK. Connect $\overline{\mathrm{DSP}}$ to DGND at power-up to transfer data on the falling edge of SCLK. |
| 13 | 15 | DVDD | Digital Supply |
| 14 | 16 | DGND | Digital Ground |
| 15 | 17 | UPIO1 | User-Programmable Input/Output 1 |
| 16 | 18 | UPIO2 | User-Programmable Input/Output 2 |
| 18 | 19 | OUTE | DACE Output |
| 19 | 22 | OUTF | DACF Output |
| 20 | 23 | OUTG | DACG Output |
| 22 | 26 | OUTH | DACH Output |
| 23 | 27 | PU | Power-Up State Select Input. Connect PU to DVDD to set OUTA-OUTH to full scale upon power-up. Connect PU to DGND to set OUTA-OUTH to zero upon power-up. Leave PU unconnected at power-up to set OUTA-OUTH to midscale. |
| 24 | 28 | REF | Reference Input |
| - | 4 | FBA | Feedback for DACA |
| - | 5 | FBB | Feedback for DACB |
| - | 8 | FBC | Feedback for DACC |
| - | 9 | FBD | Feedback for DACD |
| - | 20 | FBE | Feedback for DACE |
| - | 21 | FBF | Feedback for DACF |
| - | 24 | FBG | Feedback for DACG |
| - | 25 | FBH | Feedback for DACH |

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

$\qquad$ Functional Diagrams


# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

Functional Diagrams (continued)


# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 


#### Abstract

Detailed Description The MAX5590-MAX5595 octal, 12/10/8-bit, voltage-output DACs offer buffered outputs and a $3 \mu s$ maximum settling time at the 12-bit level. The DACs operate from a single 2.7 V to 5.25 V analog supply and a separate 1.8 V to AVDD digital supply. The MAX5590-MAX5595 include an input register and DAC register for each channel and a 16-bit data-in/data-out shift register. The 3-wire serial interface is compatible with SPI, QSPI, MICROWIRE, and DSP applications. The MAX5590- MAX5595 provide two user-programmable digital I/O ports, which are programmed through the serial interface. The externally selectable power-up states of the DAC outputs are either zero scale, midscale, or full scale.


## Reference Input

The reference input, REF, accepts both AC and DC values with a voltage range extending from analog ground (AGND) to AVDD. The voltage at REF sets the full-scale output of the DACs. Determine the output voltage using the following equations:
Unity-gain versions:

$$
\begin{gathered}
\text { Vout_- }=\left(\text { VREF }_{\text {REF }} \times \text { CODE }\right) / 2^{\mathrm{N}} \\
\text { Force-sense versions (FB_ connected to OUT_): } \\
\text { VOUT }=0.5 \times\left(\text { VREF } \times \text { CODE) } / 2^{\mathrm{N}}\right.
\end{gathered}
$$

where CODE is the numeric value of the DAC's binary input code and $N$ is the bits of resolution. For the MAX5590/MAX5591, $N=12$ and CODE ranges from 0 to 4095. For the MAX5592/MAX5593, $N=10$ and CODE ranges from 0 to 1023. For the MAX5594/ MAX5595, $\mathrm{N}=8$ and CODE ranges from 0 to 255.

## Output Buffers

The DACA and DACH output-buffer amplifiers of the MAX5590-MAX5595 are unity-gain stable with rail-torail output voltage swings and a typical slew rate of $3.6 \mathrm{~V} /$ us (FAST mode). The MAX5590/MAX5592/ MAX5594 provide unity-gain outputs, while the MAX5591/MAX5593/MAX5595 provide force-sense outputs. For the MAX5591/MAX5593/MAX5595, access to the output amplifier's inverting input provides flexibility in output gain setting and signal conditioning (see the Applications Information section).
The MAX5590-MAX5595 offer FAST and SLOW settlingtime modes. In the SLOW mode, the settling time is $6 \mu \mathrm{~s}$ (max), and the supply current is 3.2 mA (max). In the FAST mode, the settling time is $3 \mu \mathrm{~s}$ (max), and the supply current is 8 mA (max). See the Digital Interface section for settling-time mode programming details.

Use the serial interface to set the shutdown output impedance of the amplifiers to $1 \mathrm{k} \Omega$ or $100 \mathrm{k} \Omega$ for the MAX5590/MAX5592/MAX5594 and $1 \mathrm{k} \Omega$ or high impedance for the MAX5591/MAX5593/MAX5595. The DAC outputs can drive a $10 \mathrm{k} \Omega$ (typ) load and are stable with up to 500 pF (typ) of capacitive load.

## Power-On Reset

At power-up, all DAC outputs power up to full scale, midscale, or zero scale, depending on the configuration of the PU input. Connect PU to DVDD to set OUT_ to full scale upon power-up. Connect PU to digital ground (DGND) at power-up to set OUT_ to zero scale. Leave PU unconnected to set OUT_ to midscale.

## Digital Interface

The MAX5590-MAX5595 use a 3 -wire serial interface that is compatible with SPI, QSPI, MICROWIRE, and DSP protocol applications (Figures 1 and 2). Connect $\overline{\text { DSP }}$ to DV ${ }_{D D}$ before power-up to clock data in on the rising edge of SCLK. Connect $\overline{\text { DSP }}$ to DGND before power-up to clock data in on the falling edge of SCLK. After powerup, the device enters DSP frame-sync mode on the first rising edge of DSP. Refer to the MAX5590-MAX5595 Programmer's Handbook for details.
The MAX5590-MAX5595 include a 16-bit input shift register. The data is loaded into the input shift register through the serial interface. The 16 bits can be sent in two serial 8 -bit packets or one 16-bit word ( $\overline{\mathrm{CS}}$ must remain low until all 16 bits are transferred). The data is loaded MSB first. For the MAX5590/MAX5591, the 16 bits consist of 4 control bits (C3-C0) and 12 data bits (D11-D0) (see Table 1). For the 10-bit MAX5592/ MAX5593 devices, D11-D2 are the data bits and D1 and DO are sub-bits. For the 8 -bit MAX5594/ MAX5595 devices, D11-D4 are the data bits and D3-D0 are sub-bits. Set all sub-bits to zero for optimum performance.
Each DAC channel includes two registers: an input register and the DAC register. At power-up, the DAC output is set according to the state of PU. The DACs are double-buffered, which allows any of the following for each channel:

- Loading the input register without updating the DAC register
- Updating the DAC register from the input register
- Updating the input and DAC registers simultaneously


# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

Table 1. Serial Write Data Format


Figure 1. Serial-Interface Timing Diagram (DSP Mode Disabled)


Figure 2. Serial-Interface Timing Diagram (DSP Mode Enabled)

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

Serial-Interface Programming Commands
Tables 2a, 2b, and 2c provide all of the serial-interface programming commands for the MAX5590-MAX5595. Table 2a shows the basic DAC programming commands, Table 2b gives the advanced-feature programming commands, and Table 2c provides the 24-bit read commands. Figures 3 and 4 provide the serialinterface diagrams for read and write operations.

Loading Input and DAC Registers
The MAX5590-MAX5595 contain a 16-bit shift register that is followed by a 12 -bit input register and a 12-bit DAC register for each channel (see the Functional Diagrams). Tables 3, 4, and 5 highlight a few of the commands that handle the loading of the input and DAC registers. See Table 2a for all DAC programming commands.


Figure 3. MICROWIRE and SPI Single DAC Writes $(C P O L=0, C P H A=0$ or $C P O L=1, C P H A=1)$


Figure 4. $D S P$ and SPI Single $D A C$ Writes $(C P O L=0, C P H A=1$ or $C P O L=1, C P H A=0)$

Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Table 2a. DAC Programming Commands

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | C0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| INPUT REGISTERS (A-H) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 0 | 0 | 0 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register A from shift register; DAC registers are unchanged. DAC outputs are unchanged. ${ }^{*}$ |
| DIN | 0 | 0 | 0 | 1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register B from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 0 | 0 | 1 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register C from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 0 | 0 | 1 | 1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register D from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 0 | 1 | 0 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register E from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 0 | 1 | 0 | 1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register F from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 0 | 1 | 1 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register G from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 0 | 1 | 1 | 1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load input register H from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |

*For the MAX5592/MAX5593 (10-bit version), D11-D2 are the significant bits and D1 and D0 are sub-bits. For the MAX5594/MAX5595 (8-bit version), D11-D4 are the significant bits and D3-D0 are sub-bits. Set all sub-bits to zero during the write commands.

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

MAX5590-MAX5595

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | C0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| SELECT BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 0 | 0 | 0 | X | X | X | X | MH | MG | MF | ME | MD | MC | MB | MA | Load DAC register "_" from input register "_" when $M_{-}=1$. DAC register "_" is unchanged if $\mathrm{M}_{-}=0$. |
| LOADING INPUT AND DAC REGISTERS (A-H) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 0 | 0 | 1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load all input registers A-H from shift register; DAC registers are unchanged. DAC outputs are unchanged.* |
| DIN | 1 | 0 | 1 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 | Load all input and DAC registers A-H from shift register. DAC outputs updated. |
| SHUTDOWN BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | PDD1 | PDD0 | PDC1 | PDC0 | PDB1 | PDBO | PDA1 | PDAO | Write DACA-DACD shutdown-mode bits. See Table 8. |
| DIN | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | Read-back DACA-DACD |
| DOUTRB | X | X | X | X | X | X | X | X | PDD1 | PDD0 | PDC1 | PDC0 | PDB1 | PDB0 | PDA1 | PDAO | shutdown-mode bits. |
| DIN | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | PDH1 | PDHO | PDG1 | PDGO | PDF1 | PDFO | PDE1 | PDEO | Write DACE-DACH shutdown-mode bits. See Table 8. |
| DIN | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | Read-back DACE-DACH |
| DOUTRB | X | X | X | X | X | X | X | X | PDH1 | PDHO | PDG1 | PDGO | PDF1 | PDFO | PDE1 | PDEO | shutdown-mode bits. |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | PDCH | PDCG | PDCF | PDCE | PDCD | PDCC | PDCB | PDCA | Write DAC shutdowncontrol bits. |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | Read-back DAC |
| DOUTRB | X | X | X | X | X | X | X | X | PDCH | PDCG | PDCF | PDCE | PDCD | PDCC | PDCB | PDCA | shutdown-control settings. | $X=$ Don't care.

*For the MAX5592/MAX5593 (10-bit version), D11-D2 are the significant bits and D1 and D0 are sub-bits. For the MAX5594/MAX5595 (8-bit version), D11-D4 are the significant bits and D3-D0 are sub-bits. Set all sub-bits to zero during the write commands.
$\qquad$

Buffered, Fast-Settling, Octal, 12/10/8-Bit,
Voltage-Output DACs
Table 2b. Advanced-Feature Programming Commands (continued)

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | C0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| UPIO CONFIGURATION BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | UPSL2 | UPSL1 | UP3 | UP2 | UP1 | UPO | X | X | Write UPIO configuration bits. See Tables 19 and 22. |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | X | X | X | X | X | X | X | X | Read-back UPIO configuration bits function. |
| DOUTRB | X | X | X | X | X | X | X | X | UP3-2 | UP2-2 | UP1-2 | UPO-2 | UP3-1 | UP2-1 | UP1-1 | UPO-1 |  |
| SETTLING-TIME-MODE BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SPDH | SPDG | SPDF | SPDE | SPDD | SPDC | SPDB | SPDA | Write settling-time bits for DACA-DACH (0 = SLOW [default, $6 \mu \mathrm{~s}$ ], 1 = FAST [3us]). |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | Read-back DAC settling- |
| DOUTRB | X | X | X | X | X | X | X | X | SPDH | SPDG | SPDF | SPDE | SPDD | SPDC | SPDB | SPDA | time bits. |
| UPIO_AS GPI (GENERAL-PURPOSE INPUT) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | X | Read UPIO_ inputs (valid only when UPIO1 or UPIO2 is configured as a generalpurpose input.) See the GPI, GPOL, GPOH section. |
| DOUTRB | X | X | X | X | X | X | X | X | X | X | RTP2 | LF2 | LR2 | RTP1 | LF1 | LR1 |  |
| CPOL AND CPHA CONTROL BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIN | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | CPOL | CPHA | Write CPOL, CPHA control bits. See Table 15. |
| DIN | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | Read CPOL, CPHA control bits. |
| DOUTRB | X | X | X | X | X | X | X | X | X | X | X | X | X | X | CPOL | CPHA |  |

$X=$ Don't care.

## Buffered，Fast－Settling，Octal，12／10／8－Bit， Voltage－Output DACs

Table 2c．24－Bit Read Commands

| $\begin{aligned} & \text { 즌 } \\ & \text { 은 } \\ & \text { Z } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{rl} \text { o} \\ 0 & 0 \\ 0 \\ \hline \end{array}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 응 |  | $\times$ | $0^{-} \mathrm{\forall al}$ | $\times$ | 0 －${ }^{\text {－}}$ | $\times$ | $0^{\circ}$－0a | $\times$ | － | $\times$ | 0－ヨロ। | $\times$ | $0^{-}$－ | $\times$ | － | $\times$ | О－Hal |
| $\bar{\square}$ |  | $\times$ | 1－$\quad$ al | $\times$ | ト「9al | $\times$ | ト｀oal | $\times$ | ト－0al | $\times$ | เ「ヨロ｜ | $\times$ | $\vdash^{-}$－ | $\times$ | －「ソa | $\times$ | 1－Hal |
| \％ |  | $\times$ | て＇४ロ। | $\times$ | て＇901 | $\times$ | て－৩01 | $\times$ | て＇001 | $\times$ | でヨロ1 | $\times$ | で」ロl $^{\text {a }}$ | $\times$ | でソロ1 | $\times$ | でHal |
| \％ |  | $\times$ | $\varepsilon^{-} \forall \square \square$ | $\times$ | ع＇901 | $\times$ | ع｀৩01 | $\times$ | $\varepsilon^{-} 001$ | $\times$ | $\varepsilon^{-}$Э ৷ | $\times$ | $\varepsilon^{-}$ョロ। | $\times$ | ع｀అ๐ | $\times$ | $\varepsilon^{-} \mathrm{Hal}$ |
| ¢ |  | $\times$ | $\square^{-} \forall \square$ | $\times$ | $\dagger^{-}$－a | $\times$ | $\dagger^{-} \bigcirc \bigcirc$ | $\times$ | $\nabla^{-} \times 0$ a | $\times$ | カ｀ヨロ1 | $\times$ | $\vdash^{-} \pm$ロ1 | $\times$ | $\dagger^{-}$－ | $\times$ | $\dagger^{-} \mathrm{Hal}$ |
| $\stackrel{\square}{\square}$ |  | $\times$ | $\mathrm{s}^{-} \forall 01$ | $\times$ | s－901 | $\times$ | s－001 | $\times$ | s－001 | $\times$ | 9 9｀〕al | $\times$ | $\mathrm{S}^{-}$－${ }^{\text {al }}$ | $\times$ | $\mathrm{c}^{-9} 1$ | $\times$ | $\mathrm{s}^{-} \mathrm{HOl}$ |
| $\bigcirc$ |  | $\times$ | $9{ }^{-} \mathrm{\forall al}$ | $\times$ | 9 －901 | $\times$ | 9 －0al | $\times$ | $9^{\text {－a0a }}$ | $\times$ | $9{ }^{\text {－}}$－${ }^{\text {a }}$ | $\times$ | $9^{- \pm \text {¢ }}$ | $\times$ | 9－9ロ1 | $\times$ | 9－Hal |
| へ |  | $\times$ | L｀$\quad$ al | $\times$ | L＇gal | $\times$ | L｀ơI | $\times$ | L－oal | $\times$ | L｀ヨロ1 | $\times$ | Lyal | $\times$ | L｀901 | $\times$ | L＇HOI |
| ロ |  | － | $8^{-} \forall 01$ | － | 8－901 | － | 8－001 | － | $8^{-} 001$ | － | 8－ヨロ1 | － | $8^{-}$－ al $^{\text {a }}$ | － | 8－5ロ｜ | － | 8Hal |
| 8 |  | ${ }^{-}$ | $6^{-} \forall 01$ | － | 6－901 | － | 6 －001 | － | 6 －001 | － | $6^{-} \exists \mathrm{al}$ | － | $6^{-} \pm$al | － | 6－¢ | － | 6－HOI |
| $\stackrel{\circ}{0}$ |  | － | $00^{-} \mathrm{Val}$ | － | 01－901 | － | Or｀oal | － | OL｀aal | － | 015 ¢al | － | O1－」al | － | 015 | － | $\mathrm{Or}^{-} \mathrm{Hal}$ |
| $\bar{\square}$ |  | － | LI「 ${ }^{\text {a }}$ | － | H－901 | － | H－0al | － | н1－00！ | － | 1レ｀ヨロ｜ | － | ド｣の！ | － | H－ソの | － | It｀hal |
| $\stackrel{N}{\mathbf{N}}$ |  | － | $0^{-} \mathrm{\forall}$－ | － | 0－900 | － | 0－0ロ0 | － | 0－0a0 | － | 0ヨロロ | － | 0・のロ | － | 0ソロロ | － | 0HaO |
| $\frac{n}{\bar{m}} \frac{m}{\square}$ |  | － | $\vdash^{-} \forall 00$ | － | เ－900 | － | เ｀000 | － | เ「a00 | － | เ「ヨロ0 | － | เ－」のロ | － | レ「ソロロ | － | เ「Haの |
| $\stackrel{\mathbb{4}}{\mathbf{4}}$ |  | － | で甘ロの | － | て｀9aの | － | で〇ロロ | － | て｀のaの | － | て「ヨロ0 | － | で・00 | － | でソロロ | － | て｀Наの |
| $\frac{\boxed{\circ}}{\square}$ |  | － | \＆｀७ロロ | － | ع｀๑ロロ | － | £｀৩ロロ | － | ع 0000 | － | ع｀ヨロロ | － | ع $\rfloor 00$ | － | ع｀అロロ | － | ع｀наО |
| $\begin{array}{\|l\|} \hline 0 \\ \hline 0 \\ \hline \end{array}$ |  | － | $\dagger^{-} \forall 00$ | － | ャ־¢aの | － | t－000 | － | $\dagger^{-} 000$ | － | $\vdash^{\bullet} \exists \square 0$ | － | ャ־」ロロ | － | －「ソロ0 | － | $\downarrow^{\text {HaO }}$ |
| $\hat{\wedge}$ |  | － | $\mathrm{s}^{-} \forall 00$ | － | ¢＇9ao | － | sºoo | － | ¢ ${ }^{\text {a }}$－00 | － | 9Эロロ | － | $9^{-}$－00 | － | s900 | － | ¢ ${ }^{\text {－}}$（a0 |
| $$ |  | － | $9^{-} \forall 00$ | － | 9｀900 | － | 9 －000 | － | 9－000 | － | 9ヨロロ | － | 9 9•00 | － | 99ロロ | － | 9HaO |
| $\frac{9}{0}$ |  | － | L＇VOO | － | L＇ga0 | － | L｀000 | － | く＂000 | － | L｀ヨロ0 | － | Lıa0 | － | L＇900 | － | LHOC |
| Ò |  | － | 8 ${ }^{-}$－00 | － | 8｀900 | － | 8－000 | － | 8000 | － | 8ヨロロ | － | 8」ロ0 | － | 8－ロ00 | － | 8HaO |
| $\overline{\bar{\Delta}}$ |  | － | $6^{-} \forall 00$ | － | 6900 | － | 6000 | － | 6 －0a0 | － | 6｀ロロ | － | 6コロロ | － | 6－900 | － | 6HaO |
| $\stackrel{\sim}{\mathrm{N}}$ |  | － | Oド ${ }^{\text {a }}$ | － | 01｀ga0 | － | 0ドフロ0 | － | 01ºa0 | － |  | － | 0 ロ・コロ $^{\text {a }}$ | － | $0 \vdash^{-} 900$ | － | OL｀hao |
| \|ỡ |  | － | H－${ }^{-}$ | － | ト－900 | － | ル「フロ0 | － | H－000 | － | トレ｀ヨロ0 | － | ド・コロ | － | ル－900 | － | LL｀HOC |
| $\begin{array}{\|l\|} \hline \stackrel{\rightharpoonup}{\mathrm{O}} \\ \hline \end{array}$ |  | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| ロ |  | $\bigcirc$ | $\times$ | － | $\times$ | $\bigcirc$ | $\times$ | － | $\times$ | $\bigcirc$ | $\times$ | － | $\times$ | $\bigcirc$ | $\times$ | － | $\times$ |
| $$ | $\left.\begin{gathered} \frac{x}{4} \\ e \\ \end{gathered} \right\rvert\,$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | － | $\times$ | － | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | － | $\times$ | － | $\times$ |
| へ | $\left\|\begin{array}{c} \frac{4}{4} \\ \vdots \\ \vdots \end{array}\right\|$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ |
| ¢ 0 | 岗 | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | $\ulcorner$ | $\times$ |
| － | O | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\times$ |
| 年 | 另 | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | $\ulcorner$ | $\times$ | － | $\times$ |
| $\begin{array}{\|l\|l} \hline 2 & 1 \\ \hline \end{array}$ | $\stackrel{1}{4}$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | － | $\times$ | $\ulcorner$ | $\times$ |
| $\underset{\measuredangle}{\measuredangle}$ | $\left\|\begin{array}{c} \overrightarrow{2} \\ \underline{2} \\ \vdots \\ \underset{\sim}{u} \\ \underset{\sim}{u} \end{array}\right\|$ | $\mid \overline{\mathrm{z}}$ | $\begin{aligned} & \stackrel{0}{\mathbf{r}} \\ & \stackrel{5}{5} \\ & \hline 8 \end{aligned}$ | 름 | $\begin{aligned} & \text { © } \\ & \stackrel{y}{5} \\ & \stackrel{8}{8} \end{aligned}$ | 玄 | $\begin{aligned} & \stackrel{0}{\stackrel{y}{5}} \\ & \stackrel{8}{\circ} \end{aligned}$ | 玄 | $\begin{aligned} & \stackrel{0}{\Psi} \\ & \stackrel{y}{5} \\ & \hline 8 \end{aligned}$ | 玄 | $\begin{aligned} & \stackrel{0}{4} \\ & \stackrel{y}{5} \\ & \hline 8 \end{aligned}$ | 玄 | $\begin{aligned} & \stackrel{0}{4} \\ & \stackrel{y}{5} \\ & \hline 8 \end{aligned}$ | 言 | $\begin{aligned} & \stackrel{0}{\stackrel{y}{5}} \\ & \stackrel{\circ}{5} \end{aligned}$ | ¢ | $\stackrel{0}{\stackrel{0}{5}}$ | $X=$ Don＇t care ．

＊＊D23－D12 represent the 12－bit data from the corresponding DAC register．D11－D0 represent the 12－bit data from the corresponding input register．For the MAX5592／MAX5593，bits D13，D12，D1，and D0 are zero bits．For the MAX5594／MAX5595，bits D15－D12 and D3－D0 are zero bits．
$\dagger$ During readback，all ones（code FF）must be clocked into DIN for all 24 bits．No command can be issued before all 24 bits have been clocked out． $\overline{C S}$ must be kept low while all 24 bits are being clocked out．
$\qquad$

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

DAC Programming Examples:
To load input register A from the shift register, leaving DAC register A unchanged (DAC output unchanged), use the command in Table 3.
The MAX5590-MAX5595 can load all of the input registers (A-H) simultaneously from the shift register, leaving the DAC registers unchanged (DAC output unchanged), by using the command in Table 4.
To load all of the input registers (A-H) and all of the DAC registers $(A-H)$ simultaneously, use the command in Table 5.
For the 10-bit and 8 -bit versions, set sub-bits $=0$ for best performance.

## Advanced-Feature Programming Commands

Select Bits (M_)
The select bits allow synchronous updating of any combination of channels. The select bits command the loading of the DAC register from the input register of each channel. Set the select bit $M_{-}=1$ to load the DAC register "_" with data from the input register "_", where "_" is replaced with $A, B$, or $C$ and so on through $H$, depending on the selected channel. Setting the select bit $M_{-}=0$ results in no action for that channel (Table 6).

## Select Bits Programming Example:

To load DAC register $B$ from input register $B$ while keeping other channels $(\mathrm{A}, \mathrm{C}-\mathrm{H})$ unchanged, set $\mathrm{MB}=$ 1 and $\mathrm{M}_{-}=0$ (Table 7).

Table 3. Load Input Register A from Shift Register

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 0 | 0 | 0 | 0 | D 11 | D 10 | D 9 | D 8 | D 7 | D 6 | D 5 | D 4 | $\mathrm{D} 3 / 0$ | $\mathrm{D} 2 / 0$ | $\mathrm{D} 1 / 0$ | $\mathrm{D} 0 / 0$ |  |  |  |

Table 4. Load Input Registers (A-H) from Shift Register

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 0 | 1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/0 | D2/0 | D1/0 | D0/0 |

Table 5. Load Input Registers (A-H) and DAC Registers (A-H) from Shift Register

| DATA | CONTROL BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 0 | D 11 | D 10 | D 9 | D 8 | D 7 | D 6 | D 5 | D 4 | $\mathrm{D} 3 / 0$ | $\mathrm{D} 2 / 0$ | $\mathrm{D} 1 / 0$ | $\mathrm{D} 0 / 0$ |

Table 6. Select Bits (M_)

| DATA | CONTROL BITS |  |  |  |  |  |  |  | DATA BITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 0 | 0 | X | X | X | X | MH | MG | MF | ME | MD | MC | MB | MA |

$X=$ Don't care.

## Table 7. Select Bits Programming Example

| DATA | CONTROL BITS |  |  |  |  |  |  |  | DATA BITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 0 | 0 | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

$X=$ Don't care.

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

Shutdown-Mode Bits (PD_0, PD_1)
Use the shutdown-mode bits and control bits to shut down each DAC independently. The shutdownmode bits determine the output state of the selected channels. The shutdown-control bits put the selected channels into shutdown-mode. To select the shutdown mode for DACA-DACH, set PD_0 and PD_1 according to Table 8 (where "-" is replaced with one of the selected channels (A-H)). The three possible states for unitygain versions are 1) normal operation, 2) shutdown with

## Table 8. Shutdown-Mode Bits

| PD_1 | PD_0 | DESCRIPTIONS |
| :---: | :---: | :--- |
| 0 | 0 | Shutdown with $1 \mathrm{k} \Omega$ termination to ground <br> on DAC_output. |
| 0 | 1 | Shutdown with 100k $\Omega$ termination to <br> ground on DAC_output for unity-gain <br> versions. Shutdown with high-impedance <br> output for force-sense versions. |
| 1 | 0 | Ignored. |
| 1 | 1 | DAC_ is powered up in its normal <br> operating mode. |

$1 \mathrm{k} \Omega$ output impedance, and 3) shutdown with $100 \mathrm{k} \Omega$ output impedance. The three possible states for forcesense versions are 1) normal operation, 2) shutdown with $1 \mathrm{k} \Omega$ output impedance, and 3) shutdown with the output in a high-impedance state. Tables 9 and 10 show the commands for writing to the shutdown-mode bits. Table 11 shows the commands for writing the shutdown-control bits. This command is required to put the selected channels into shutdown.
Always write the shutdown-mode-bits command first and then write the shutdown-control-bits command to properly shut down the selected channels. The shut-down-control-bits command can be written at any time after the shutdown-mode-bits command. It does not have to immediately follow the shutdown-mode-bits command.

## Settling-Time-Mode Bits (SPD_)

The settling-time-mode bits select the settling time (FAST mode or SLOW mode) of the MAX5590-MAX5595. Set SPD_ = 1 to select FAST mode or set SPD_ $=0$ to select SLOW mode, where "_" is replaced by $A$, $B$, or $C$ and so on through H , depending on the selected channel (Table 12). FAST mode provides a $3 \mu$ s maximum settling time, and SLOW mode provides a $6 \mu s$ maximum settling time.

Table 9. Shutdown-Mode Write Command (DACA-DACD)

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | PDD 1 | PDDO | PDC 1 | PDC0 | PDB1 | PDB0 | PDA1 | PDA |

$X=$ Don't care.
Table 10. Shutdown-Mode Write Command (DACE-DACH)

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | PDH1 | PDHO | PDG 1 | PDGO | PDF1 | PDFO | PDE1 | PDEO |

X = Don't care.
Table 11. Shutdown-Control-Bits Write Command

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | PDCH | PDCG | PDCF | PDCE | PDCD | PDCC | PDCB | PDCA |

X = Don't care.
Table 12. Settling-Time-Mode Write Command

| DATA | CONTROL BITS |  |  |  |  |  |  |  | DATA BITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SPDH | SPDG | SPDF | SPDE | SPDD | SPDC | SPDB | SPDA |

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## Settling-Time-Mode Write Example:

To configure DACA and DACD into FAST mode and DACB and DACC into SLOW mode, use the command in Table 13.
To read back the settling-time-mode bits, use the command in Table 14.

CPOL and CPHA Control Bits
The CPOL and CPHA control bits of the MAX5590-MAX5595 are defined the same as the CPOL and CPHA bits in the SPI standard. Set the DAC's CPOL and CPHA bits to CPOL $=0$ and CPHA $=0$ or $\mathrm{CPOL}=1$ and CPHA $=1$ for MICROWIRE and SPI applications requiring the clocking of data in on the ris-
ing edge of SCLK. Set the DAC's CPOL and CPHA bits to $\mathrm{CPOL}=0$ and $\mathrm{CPHA}=1$ or $\mathrm{CPOL}=1$ and $\mathrm{CPHA}=$ 0 for DSP and SPI applications, requiring the clocking of data in on the falling edge of SCLK (refer to the Programmer's Handbook and see Table 15 for details). At power-up, if $\overline{\mathrm{DSP}}=\mathrm{DV}$ DD, the default value of CPHA is zero and if $\overline{\mathrm{DSP}}=\mathrm{DGND}$, the default value of CPHA is one. The default value of CPOL is zero at power-up.
To write to the CPOL and CPHA bits, use the command in Table 16.
To read back the device's CPOL and CPHA bits, use the command in Table 17.

Table 13. Settling-Time-Mode Write Example

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $X$ | $X$ | $X$ | $X$ | 1 | 0 | 0 | 1 |

X $=$ Don't care.
Table 14. Settling-Time-Mode Read Command

| DATA | CONTROL BITS |  |  |  |  |  |  |  | DATA BITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | X | X | X | X | X | X |
| DOUTRB | X | X | X | X | X | X | X | X | SPDH | SPDG | SPDF | SPDE | SPDD | SPDC | SPDB | SPDA |

$X=$ Don't care.
Table 15. CPOL and CPHA Bits

| CPOL | CPHA | DESCRIPTION |
| :---: | :---: | :--- |
| 0 | 0 | Default values at power-up when $\overline{\mathrm{DSP}}$ is connected to DVDD. Data is clocked in on the rising edge <br> of SCLK. |
| 0 | 1 | Default values at power-up when $\overline{\mathrm{DSP}}$ is connected to DGND. Data is clocked in on the falling edge <br> of SCLK. |
| 1 | 0 | Data is clocked in on the falling edge of SCLK. |
| 1 | 1 | Data is clocked in on the rising edge of SCLK. |

## Table 16. CPOL and CPHA Write Command

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | CPOL | CPHA |

X = Don't care.

## Table 17. CPOL and CPHA Read Command

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X |
| DOUTRB | X | X | X | X | X | X | X | X | X | X | X | X | X | X | CPOL | CPHA |

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

UPIO Bits (UPSL1, UPSL2, UPO-UP3)
The MAX5590-MAX5595 provide two user-programmable input/output (UPIO) ports: UPIO1 and UPIO2. These ports have 15 possible configurations, as shown in Table 22. UPIO1 and UPIO2 can be programmed independently or simultaneously by writing to the UPSL1, UPSL2, and UPO-UP3 bits (Table 18).
Table 19 shows how UPIO1 and UPIO2 are selected for configuration. The UPO-UP3 bits select the desired functions for UPIO1 and/or UPIO2 (Table 22).

## UPIO Programming Example:

To set only UPIO1 as LDAC and leave UPIO2 unchanged, use the command in Table 20.
The UPIO selection and configuration bits can be read back from the MAX5590-MAX5595 when UPIO1 or UPIO2 is configured as a DOUTRB output. Table 21 shows the read-back data format for the UPIO bits. Writing the command in Table 21 initiates a read operation of the UPIO bits. The data is clocked out starting on the ninth clock cycle of the sequence. Bits UP3-2 through UPO-2 provide the UP3-UPO configuration bits for UPIO2 (Table 22), and bits UP3-1 through UPO-1 provide the UP3-UPO configuration bits for UPIO1.

## Table 18. UPIO Write Command

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | UPSL2 | UPSL1 | UP3 | UP2 | UP1 | UPO | X | X |

$X=$ Don't care.
Table 19. UPIO Selection Bits (UPSL1 and UPSL2)

| UPSL2 | UPSL1 | UPIO PORT SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | None selected |
| 0 | 1 | UPIO1 selected |
| 1 | 0 | UPIO2 selected |
| 1 | 1 | Both UPIO1 and UPIO2 selected |

Table 20. UPIO Programming Example

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\times$ | $\times$ |

X = Don't care.

Table 21. UPIO Read Command

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | X | X | X | X | X | X | X | X |
| DOUTRB | X | X | X | X | X | X | X | X | UP3-2 | UP2-2 | UP1-2 | UPO-2 | UP3-1 | UP2-1 | UP1-1 | UPO-1 |

[^0]
# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## UPIO Configuration

Table 22 lists the possible configurations for UPIO1 and UPIO2. UPIO1 and UPIO2 use the selected function when configured by the UP3-UPO configuration bits.

## $\overline{\text { LDAC }}$

LDAC controls the loading of the DAC registers. When LDAC is high, the DAC registers are latched, and any change in the input registers does not affect the contents of the DAC registers or the DAC outputs. When LDAC is low, the DAC registers are transparent, and the values stored in the input registers are fed directly to the DAC registers, and the DAC outputs are updated.

Drive $\overline{\mathrm{LDAC}}$ low to asynchronously load the DAC registers from their corresponding input registers (DACs that are in shutdown remain shut down). The $\overline{\text { LDAC }}$ input does not require any activity on $\overline{C S}$, SCLK, or DIN to take effect. If $\overline{\mathrm{LDAC}}$ is brought low coincident with a rising edge of $\overline{\mathrm{CS}}$ (which executes a serial command modifying the value of either DAC input register), then LDAC must remain asserted for at least 120ns following the $\overline{\mathrm{CS}}$ rising edge. This requirement applies only for serial commands that modify the value of the DAC input registers. See Figures 5 and 6 for timing details.

Table 22. UPIO Configuration Register Bits (UP3-UPO)

| UPIO CONFIGURATION BITS |  |  |  | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UP3 | UP2 | UP1 | UPO |  |  |
| 0 | 0 | 0 | 0 | LDAC | Active-Low Load DAC Input. Drive low to asynchronously load all DAC registers with data from input registers. |
| 0 | 0 | 0 | 1 | $\overline{\text { SET }}$ | Active-Low Input. Drive low to set all input and DAC registers to full scale. |
| 0 | 0 | 1 | 0 | $\overline{\text { MID }}$ | Active-Low Input. Drive low to set all input and DAC registers to midscale. |
| 0 | 0 | 1 | 1 | $\overline{\mathrm{CLR}}$ | Active-Low Input. Drive low to set all input and DAC registers to zero scale. |
| 0 | 1 | 0 | 0 | PDL | Active-Low Power-Down Lockout Input. Drive low to disable software shutdown. |
| 0 | 1 | 0 | 1 | Reserved | This mode is reserved. Do not use. |
| 0 | 1 | 1 | 0 | $\overline{\text { SHDN1K }}$ | Active-Low 1k $\Omega$ Shutdown Input. Overrides PD_1 and PD_0 settings. For the MAX5590/MAX5592/MAX5594, drive SHDN1K low to pull OUTA-OUTH to AGND with 1k $\Omega$. For the MAX5591/MAX5593/MAX5595, drive SHDN1K low to leave OUTA-OUTH high impedance. |
| 0 | 1 | 1 | 1 | $\overline{\text { SHDN100K }}$ | Active-Low 100k $\Omega$ Shutdown Input. Overrides PD_1 and PD_0 settings. For the MAX5590/MAX5592/MAX5594, drive SHDN100K Iow to pull OUTA-OUTH to AGND with 100k . For the MAX5591/MAX5593/MAX5595, drive low to leave OUTA-OUTH high impedance. |
| 1 | 0 | 0 | 0 | DOUTRB | Data Read-Back Output |
| 1 | 0 | 0 | 1 | DOUTDC0 | Mode 0 Daisy-Chain Data Output. Data is clocked out on the falling edge of |
| 1 | 0 | 1 | 0 | DOUTDC1 | Mode 1 Daisy-Chain Data Output. Data is clocked out on the rising edge of SCLK. |
| 1 | 0 | 1 | 1 | GPI | General-Purpose Logic Input |
| 1 | 1 | 0 | 0 | GPOL | General-Purpose Logic-Low Output |
| 1 | 1 | 0 | 1 | GPOH | General-Purpose Logic-High Output |
| 1 | 1 | 1 | 0 | TOGG | Toggle Input. Toggles DAC outputs between data in input registers and data in DAC registers. Drive low to set all DAC outputs to values stored in input registers. Drive high to set all DAC outputs to values stored in DAC registers. |
| 1 | 1 | 1 | 1 | FAST | Fast/Slow Settling-Time-Mode Input. Drive low to select FAST (3 3 s) mode or drive high to select SLOW ( $6 \mu \mathrm{~s}$ ) settling mode. Overrides the SPDA-SPDH settings. |

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs



Figure 5. Asynchronous Signal Timing
$\overline{S E T}, \overline{M I D}, \overline{C L R}$
The $\overline{\mathrm{SET}}, \overline{\mathrm{MID}}$, and $\overline{\mathrm{CLR}}$ signals force the DAC outputs to full scale, midscale, or zero scale (Figure 5). These signals cannot be active at the same time.
The active-low $\overline{\text { SET }}$ input forces the DAC outputs to full scale when SET is low. When SET is high, the DAC outputs follow the data in the DAC registers.
The active-low $\overline{\text { MID }}$ input forces the DAC outputs to midscale when $\overline{\mathrm{MID}}$ is low. When $\overline{\mathrm{MID}}$ is high, the DAC outputs follow the data in the DAC registers.
The active-low $\overline{C L R}$ input forces the DAC outputs to zero scale when $\overline{C L R}$ is low. When $\overline{C L R}$ is high, the DAC outputs follow the data in the DAC registers.
If $\overline{\mathrm{CLR}}, \overline{\mathrm{MID}}$, or $\overline{\mathrm{SET}}$ signals go low during a write command, reload the data to ensure accurate results.

## Power-Down Lockout ( $\overline{P D L})$

The $\overline{\mathrm{PDL}}$ active-low, software-shutdown lockout input overrides (not overwrites) the PD_0 and PD_1 shutdownmode bits. PDL cannot be active at the same time as SHDN1K or SHDN100K (see the Shutdown Mode (SHDN1K, SHDN100K) section).
If the PD_0 and PD_1 bits command the DAC to shut down prior to $\overline{P D L}$ going low, the DAC returns to shutdown mode immediately after PDL goes high, unless the PD_0 and PD_1 bits were modified through the serial interface in the meantime.

## Shutdown Mode (SHDN1K, SHDN100K)

The SHDN1K and SHDN100K are active-low signals that override (not overwrite) the PD_1 and PD_0 bit settings. For the MAX5590/MAX5592/MAX5594, drive


Figure 6. GPO_ and $\overline{\text { LDAC Signal Timing }}$

SHDN1K low to select shutdown mode with OUTAOUTH internally terminated with $1 \mathrm{k} \Omega$ to ground, or drive SHDN100K low to select shutdown with an internal $100 \mathrm{k} \Omega$ termination. For the MAX5591/MAX5593/ MAX5595, drive SHDN1K low for shutdown with $1 \mathrm{k} \Omega$ output termination, or drive SHDN100K low for shutdown with high-impedance outputs.
For proper shutdown, first select a shutdown mode (Table 8), then use the shutdown-control bits as listed in Table 2b.

Data Output (DOUTRB, DOUTDCO, DOUTDC1) UPIO1 and UPIO2 can be configured as serial data outputs, DOUTRB (data out for read back), DOUTDC0 (data out for daisy-chaining, mode 0), and DOUTDC1 (data out for daisy-chaining, mode 1). The differences between DOUTRB and DOUTDC0 (or DOUTDC1) are as follows:

- The source of read-back data on DOUTRB is the DOUT register. Daisy-chain DOUTDC_ data comes directly from the shift register.
- Read-back data on DOUTRB is only present after a DAC read command. Daisy-chain data is present on DOUTDC_ for any DAC write after the first 16 bits are written.
- The DOUTRB idle state $(\overline{\mathrm{CS}}=$ high $)$ for read back is high impedance. Daisy-chain DOUTDC_ idles high when inactive to avoid floating the data input in the next device in the daisy-chain.
See Figures 1 and 2 for timing details.


# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

GPI, GPOL, GPOH
UPIO1 and UPIO2 can each be configured as a gener-al-purpose input (GPI), a general-purpose output low (GPOL), or a general-purpose output high (GPOH).
The GPI can serve to detect interrupts from $\mu$ Ps or microcontrollers. The GPI has three functions:

1) Sample the signal at GPI at the time of the read (RTP1 and RTP2).
2) Detect whether or not a falling edge has occurred since the last read or reset (LF1 and LF2).
3) Detect whether or not a rising edge has occurred since the last read or reset (LR1 and LR2).
RTP1, LF1, and LR1 represent the data read from UPIO1; RTP2, LF2, and LR2 represent the data read from UPIO2.
To issue a read command for the UPIO configured as GPI, use the command in Table 23.
Once the command is issued, RTP1 and RTP2 provide the real-time status ( 0 or 1) of the inputs at UPIO1 or UPIO2, respectively, at the time of the read. If LF2 or LF1 is one, then a falling edge has occurred on the respective UPIO1 or UPIO2 input since the last read or reset. If LR2 or LR1 is one, then a rising edge has occurred since the last read or reset.

GPOL outputs a constant low, and GPOH outputs a constant high. See Figure 6.

TOGG
Use the TOGG input to toggle the DAC outputs between the values in the input registers and DAC registers. A delay of greater than 100 ns from the end of the previous write command is required before the TOGG signal can be correctly switched between the new value and the previously stored value. When TOGG = 0 , the output follows the information in the input registers. When TOGG = 1, the output follows the information in the DAC register (Figure 5).
$\overline{\text { FAST }}$
The MAX5590-MAX5595 have two settling-time-mode options: FAST (3 3 s max) and SLOW ( $6 \mu \mathrm{~s}$ max). To select the FAST mode, drive FAST low, and to select SLOW mode, drive FAST high. This overrides (not overwrites) the SPDA-SPDH bit settings.

Table 23. GPI Read Command

| DATA | CONTROL BITS |  |  |  | DATA BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | 1 | 0 | 1 | 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | X |
| DOUTRB | X | X | X | X | X | X | X | X | X | X | RTP2 | LF2 | LR2 | RTP1 | LF1 | LR1 |

$X=$ Don't care.

Table 24. Unipolar Code Table (Gain = +1)

| DAC CONTENTS |  |  |  |
| :---: | :---: | :---: | :---: |
| MSB |  | LSB | ANALOG OUTPUT |
| 1111 | 1111 | 1111 | $+V_{\text {REF }}(4095 / 4096)$ |
| 1000 | 0000 | 0001 | $+V_{\text {REF }}(2049 / 4096)$ |
| 1000 | 0000 | 0000 | $+V_{\text {REF }}(2048 / 4096)=V_{\text {REF }} / 2$ |
| 0111 | 1111 | 1111 | $+V_{\text {REF }}(2047 / 4096)$ |
| 0000 | 0000 | 0001 | $+V_{\text {REF }}(1 / 4096)$ |
| 0000 | 0000 | 0000 | 0 |



Figure 7. Unipolar Output Circuit

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

## Applications Information

## Unipolar Output

Figure 7 shows the unity-gain MAX5590 in a unipolar output configuration. Table 24 lists the unipolar output codes.

Bipolar Output
The MAX5590 outputs can be configured for bipolar operation, as shown in Figure 8. The output voltage is given by the following equation:

$$
\text { VOUT_ }_{-}=\text {VREF } \times(\text { CODE - 2048) / } 2048
$$

where CODE represents the numeric value of the DAC's binary input code ( 0 to 4095 decimal). Table 25 shows digital codes and the corresponding output voltage for the Figure 8 circuit.

## Configurable Output Gain

The MAX5591/MAX5593/MAX5595 have force-sense outputs, which provide a direct connection to the inverting terminal of the output op amp, yielding the most flexibility. The force-sense output has the advantage that specific gains can be set externally for a given application. The gain error for the MAX5591/MAX5593/ MAX5595 is specified in a unity-gain configuration (opamp output and inverting terminals connected), and additional gain error results from external resistor tolerances. The force-sense DACs allow many useful circuits to be created with only a few simple external components.
An example of a custom, fixed gain using the MAX5591's force-sense output is shown in Figure 9. In this example, the external reference is set to 1.25 V , and the gain is set to $+1.1 \mathrm{~V} / \mathrm{V}$ with external discrete resistors to provide an approximate 0 to 1.375 V DAC output voltage range.
VOUT $=[(0.5 \times$ VREF_ $\times$ CODE $) / 4096] \times[1+(R 2 / R 1)]$ where CODE represents the numeric value of the DAC's binary input code ( 0 to 4095 decimal).
In this example, R2 $=12 \mathrm{k} \Omega$ and $\mathrm{R} 1=10 \mathrm{k} \Omega$ to set the gain $=1.1 \mathrm{~V} / \mathrm{N}$.

$$
\text { VOUT }=[(0.5 \times 1.25 \mathrm{~V} \times \text { CODE }) / 4096] \times 2.2
$$



Figure 8. Bipolar Output Circuit


Figure 9. Configurable Output Gain
Table 25. Bipolar Code Table (Gain = +1)

| DAC CONTENTS |  |  |  |
| :---: | :---: | :---: | :---: |
| MSB |  | LSB | ANALOG OUTPUT |
| 1111 | 1111 | 1111 | $+V_{\text {REF }}(2047 / 2048)$ |
| 1000 | 0000 | 0001 | $+V_{\text {REF }}(1 / 2048)$ |
| 1000 | 0000 | 0000 | 0 |
| 0111 | 1111 | 1111 | $-V_{\text {REF }}(1 / 2048)$ |
| 0000 | 0000 | 0001 | $-V_{\text {REF }}(2047 / 2048)$ |
| 0000 | 0000 | 0000 | $-V_{\text {REF }}(2048 / 2048)=-V_{\text {REF }}$ |

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs 

## Power-Supply and Layout Considerations

Bypass the analog and digital power supplies by using a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to AGND and DGND (Figure 10). Minimize lead lengths to reduce lead inductance. Use shielding and/or ferrite beads to further increase isolation.

Digital and AC transient signals coupling to AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-


Figure 10. Bypassing Power Supplies $A V_{D D}, D V_{D D}$, and REF
inductance ground plane. Wire-wrapped boards and sockets are not recommended. For optimum system performance, use PC boards with separate analog and digital ground planes. Connect the two ground planes together at the low-impedance power-supply source
Using separate power supplies for AVDD and DVDD improves noise immunity. Connect AGND and DGND at the low-impedance power-supply sources (Figure 11).


Figure 11. Separate Analog and Digital Power Supplies

## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

Selector Guide

| PART | OUTPUT <br> BUFFER <br> CONFIGURATION | RESOLUTION <br> (BITS) | INL <br> (LSBs <br> MAX) |
| :--- | :---: | :---: | :---: |
| MAX5590AEUG+ + | Unity Gain | 12 | $\pm 1$ |
| MAX5590BEUG + | Unity Gain | 12 | $\pm 4$ |
| MAX5591AEUI+ | Force Sense | 12 | $\pm 1$ |
| MAX5591BEUI+ | Force Sense | 12 | $\pm 4$ |
| MAX5592EUG + | Unity Gain | 10 | $\pm 1$ |
| MAX5593EUI+ | Force Sense | 10 | $\pm 1$ |
| MAX5594EUG + | Unity Gain | 8 | $\pm 0.5$ |
| MAX5595EUI+ | Force Sense | 8 | $\pm 0.5$ |


|  |  |  |  | + |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | + |  | AVDD 1 |  | 28 REF |
|  |  | 24 REF | AGND 2 |  | 27 PU |
|  |  | 23 PU | OUTA 3 |  | 26 0Uth |
|  |  | 22 OUTH | FBA 4 |  | 25 |
|  |  | 21 | FBA 4 |  | 25 FBH |
|  | AVIXINI | 21 N.C. | FBB 5 | AИXXIM | 24 FBG |
|  | MAX5590 MAX5592 | 20 OUTG | OUTB 6 | MAX5591 <br> MAX5593 | 23 OUTG |
|  | MAX5592 MAX5594 | 19 OUTF | OUTC 7 | MAX5593 MAX5595 |  |
|  |  | 18 OUTE |  |  | 22 OUTF |
|  |  | 17 NC | FBC 8 |  | 21 FBF |
|  |  | 17 N.C. | FBD 9 |  | 20 FBE |
|  |  | 16 UPIO2 | OUTD 10 |  | 19 OUTE |
|  |  | 15 UPIO1 | $\overline{C S} 11$ |  | 18 UPIO2 |
|  |  | 14 DGND | SCLK 12 |  | 17 UPI01 |
|  |  | $13 \mathrm{DV} \mathrm{VD}^{\text {d }}$ | DIN 13 |  |  |
|  |  |  |  |  |  |
|  | TSSOP |  | DSP 14 |  | 15 DV DD |
|  |  |  |  | TSSOP |  |

Pin Configurations


## Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

| REVISION <br> NUMBER |  |  |  |  |  |  |  | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $7 / 07$ | Updated EC table specifications | $1,6-9,33$ |  |  |  |  |  |  |  |
| 3 | $1 / 10$ | Added lead-free information and amended data sheet | $1-13,16,20$, <br> 32,33 |  |  |  |  |  |  |  | implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    $X=$ Don't care.

